AS1506BTDT100 austriamicrosystems, AS1506BTDT100 Datasheet
AS1506BTDT100
Specifications of AS1506BTDT100
Related parts for AS1506BTDT100
AS1506BTDT100 Summary of contents
Page 1
... Power SCLK Reset SPI SPI 3 Interface Interface SDIO 4 CSN www.austriamicrosystems.com 2 Key Features ! High Endurance: EEPROM up to 10M cycles High Reliability: EEPROM up to 150 years data ! retension @ 85°C ! Wiper Position Retained in EEPROM and loaded at Power-Up 256 Tap Positions ! ! ±0.5LSB DNL in Voltage Divider Mode ! ± ...
Page 2
... WIPER High Terminal. The voltage at this pin can be greater than or less than the voltage 8 HIGH at pin LOW. Current can flow into or out of this pin. N/A Exposed Pad The exposed pad is not internally connected. Leave floating. www.austriamicrosystems.com HIGH DD SCLK 2 7 WIPER AS1506 ...
Page 3
... Thermal Resistance Θ JA Operating Temperature Range Storage Temperature Range Junction Temperature Package Body Temperature 1. The maximum rating voltage must not be exceeded during Latch-up test of the device. www.austriamicrosystems.com may cause permanent damage to the device. These are stress ratings only, Min Max Units -0.3 +7.0 ...
Page 4
... V IL Digital Input Low Voltage I Digital Input Leakage Current LEAK C Digital Input Capacitance IN I Continuous DAC current CONT www.austriamicrosystems.com = -40 to +85ºC. Typ values are at V AMB Condition Digital Inputs = V or GND AMB Includes Non-Volatile Write to Memory AS1506-10 AS1506-50 & -100 AS1506-10 2 AS1506-50 & ...
Page 5
... DS t SDIO Hold after SCLK DH t SCLK-Rise to CSN-Fall Delay CS0 t CSN-Rise to SCLK-Rise Hold CS1 t CSN Pulse-Width High CSW t Write Non-Volatile Register Busy Time BUSY www.austriamicrosystems.com Condition AS1506-10 AS1506-50 AS1506-100 AS1506-10 AS1506-50 AS1506-100 T = +85ºC AMB T = +25ºC AMB T = +85ºC AMB = 5V, LOW = GND ...
Page 6
... Figure 7. DNL vs. TAP Position 100kΩ, Divider Mode 0.5 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0 128 160 192 224 256 Tap Position www.austriamicrosystems.com Figure 4. INL vs. TAP Position 10kΩ, Divider Mode 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0 128 160 192 224 256 Tap Position Figure 6. INL vs. TAP Position 50kΩ ...
Page 7
... Figure 13. DNL vs. TAP Position 100kΩ, Varistor Mode Mode 1 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0 128 160 192 224 256 Tap Position www.austriamicrosystems.com Figure 10. INL vs. TAP Position 10kΩ, Varistor Mode 2 1.6 1.2 0.8 0.4 0 -0.4 -0.8 -1.2 -1 128 160 192 224 256 Tap Position Figure 12. INL vs. TAP Position 50kΩ ...
Page 8
... Figure 17. DAC Resistor vs. Temperature 118 117 116 115 114 113 112 111 110 Temperature (°C) Figure 19. EEPROM Data Retention vs. Temperature 10000 1000 100 Temperature (°C) www.austriamicrosystems.com Figure 16. Wiper Resistance vs. TAP; 3V 180 160 140 120 100 Figure 18. Gain vs. Bandwidth - 105 125 Revision 1.01 ...
Page 9
... Low-power standby mode is enable at CSN high. After an read access standby mode is entered 2 cycles of SCLK after issuing the last bit of the data wiper or non-volatile register. If the digital inputs are stable V leakage power dissipation of the device. This power dissipation is defined with 0.1uA (typ) at 25ºC. www.austriamicrosystems.com 16). 10). ... ...
Page 10
... There is a write non-volatile register time defined in the timing specification, which is required for storing the data in the non-volatile register. During this time the device must not be powered down, otherwise the data stored in the non-vola- tile register is corrupted. www.austriamicrosystems.com time) the system must not be powered down. BUSY ...
Page 11
... The data propagation starts at the second rising edge of SCLK after the rising edge of CSN. CSN must be high during the read operation. With the next falling edge of CSN the SDIO pin is set to an input pin again. Figure 21. 8-Bit Command Word CSN SCLK SDIO C7 C6 www.austriamicrosystems.com Revision 1.01 (see Figure 23 (see Figure 23 on ...
Page 12
... AS1506 Data Sheet - Figure 22. 16-Bit Command/Data Word CSN SCLK SDIO Figure 23. 16-Bit Read Command Word CSN SCLK SDIO www.austriamicrosystems.com Revision 1. ...
Page 13
... V IN AS1506 Offset Voltage and Gain Adjustment Connect the AS1506 amp to nullify the offset voltage over the operating temperature range. Install another AS1506 potentiometer in the feedback path to adjust the gain of the op amp Figure 25. Offset Voltage Adjustment Circuit www.austriamicrosystems.com and can be calculated as ...
Page 14
... Output volt- ages of external voltage references, supervisory reset thresholds, or LED brightness control can be independently adjusted by changing the wiper position of the AS1506. Figure 28. Adjustable Voltage Reference Circuit – V www.austriamicrosystems.com (Figure 26 fixed resistor and a variable resistor 5V ...
Page 15
... Dimension b applies to metallized terminal and is measured between 0.15 and 0.30mm from terminal tip refers to the maximum number of terminals on D side. 7. Unilateral coplanarity zone applies to the exposed heat sink slug as well as the terminals. www.austriamicrosystems.com PIN 1 INDEX AREA ...
Page 16
... The device is available as the standard products shown in Table 7. Ordering Information Model Marking AS1506-BTDT-10 ASMO SPI Digital Potentiometer ASMN AS1506-BTDT-50 SPI Digital Potentiometer ASMM AS1506-BTDT-100 SPI Digital Potentiometer www.austriamicrosystems.com Table 7. End-to-End Description Resistance 256-Tap, Non-Volatile, 10kΩ 256-Tap, Non-Volatile, 50kΩ 256-Tap, Non-Volatile, 100kΩ Revision 1.01 ...
Page 17
... The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the tech- nical data herein ...