DS90CR484VJD National Semiconductor, DS90CR484VJD Datasheet - Page 19
![IC SERDES 112MHZ 48BIT 5.38GBPS TQFP-100](/photos/19/1/190168/3833490_sml.gif)
DS90CR484VJD
Manufacturer Part Number
DS90CR484VJD
Description
IC SERDES 112MHZ 48BIT 5.38GBPS TQFP-100
Manufacturer
National Semiconductor
Datasheet
1.DS90CR483VJD.pdf
(22 pages)
Specifications of DS90CR484VJD
Serdes Function
Receiver
Data Rate
5.38Gbps
Ic Output Type
CMOS, TTL
No. Of Inputs
8
No. Of Outputs
48
Supply Voltage Range
3V To 3.6V
Driver Case Style
TQFP
No. Of Pins
100
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS90CR484VJD
Manufacturer:
NS
Quantity:
853
Part Number:
DS90CR484VJD
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS90CR484VJD/NOPB
Manufacturer:
NS
Quantity:
277
Company:
Part Number:
DS90CR484VJD/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
DS90CR484VJDX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
RxINP
RxINM
RxOUT
RxCLKP
RxCLKM
RxCLKOUT
PLLSEL
DESKEW
PD
V
GND
PLLV
PLLGND
LVDSV
LVDSGND
NC
DS90CR484 Pin Description—Channel Link Receiver
Note 13: These receivers have input fail-safe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under test conditions
receiver inputs will be in a HIGH state. If the cable interconnect (media) are disconnected which results in floating/terminated inputs, the outputs will remain in the
last valid state.
Note 14: The DS90CR484 is design to automatically detect the DC Balance or non-DC Balance transmitted data from the DS90CR483 and deserialize the LVDS
data according to the define bit mapping.
CC
CC
Pin Name
CC
I/O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
Positive LVDS differential data inputs.
Negative LVDS differential data inputs.
TTL level data outputs. In PowerDown (PD = Low) mode, receiver outputs are
forced to a Low state.
Positive LVDS differential clock input.
Negative LVDS differential clock input.
TTL level clock output. The rising edge acts as data strobe.
PLL range select. This pin should be tied to V
NC will force the PLL to low range only. Typical shift point is between 55 and 68
MHz for auto-range. (Notes 11, 12)
Deskew / Oversampling “on/off” select. When using the Deskew / Oversample
feature this pin must be tied to V
(Note 11) Deskew is only supported in the DC Balance mode.
TTL level input. When asserted (low input) the receiver outputs are Low. (Note 11)
Power supply pins for TTL outputs and digital circuitry. Bypass not required on Pins
6 and 77.
Ground pins for TTL outputs and digital circuitry.
Power supply for PLL circuitry.
Ground pin for PLL circuitry.
Power supply pin for LVDS inputs.
Ground pins for LVDS inputs.
No Connect. Make NO Connection to these pins - leave open.
19
CC
. Tieing this pin to ground disables this feature.
Description
CC
for auto-range. Tied to ground or
www.national.com