LC4256V-75TN100C LATTICE SEMICONDUCTOR, LC4256V-75TN100C Datasheet - Page 36

MACH4000 ISP CPLD, 4256, TQFP100

LC4256V-75TN100C

Manufacturer Part Number
LC4256V-75TN100C
Description
MACH4000 ISP CPLD, 4256, TQFP100
Manufacturer
LATTICE SEMICONDUCTOR
Series
IspMACH 4000r
Datasheet

Specifications of LC4256V-75TN100C

No. Of Macrocells
256
No. Of I/o's
64
Propagation Delay
7.5ns
Global Clock Setup Time
4.5ns
Frequency
322MHz
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LC4256V-75TN100C
Manufacturer:
LATTICE
Quantity:
2 940
Part Number:
LC4256V-75TN100C
Manufacturer:
LATTICE32
Quantity:
750
Part Number:
LC4256V-75TN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LC4256V-75TN100C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
LC4256V-75TN100C
0
Company:
Part Number:
LC4256V-75TN100C
Quantity:
180
Company:
Part Number:
LC4256V-75TN100C
Quantity:
3 600
Lattice Semiconductor
ispMACH 4000V/B/C Timing Adders
Optional Delay Adders
t
t
t
t
t
LVTTL_in
LVCMOS33_in
LVCMOS25_in
LVCMOS18_in
PCI_in
t
LVTTL_out
LVCMOS33_out t
LVCMOS25_out t
LVCMOS18_out t
PCI_out
Slow Slew
Note: Open drain timing is the same as corresponding LVCMOS timing.
1. Refer to Technical Note TN1004: ispMACH 4000 Timing Model Design and Usage Guidelines for information regarding use of these adders.
INDIO
EXP
ORP
BLA
IOI
IOO
Input Adjusters
Output Adjusters
Adder
Type
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
INREG
MCELL
ROUTE
IN
GOE
IN
GOE
IN
GOE
IN
GOE
IN
GOE
BUF
BUF
BUF
BUF
BUF
BUF
Parameter
, t
, t
, t
, t
, t
, t
, t
, t
, t
, t
, t
GCLK_IN
GCLK_IN
GCLK_IN
GCLK_IN
GCLK_IN
Base
EN
EN
EN
EN
EN
EN
, t
, t
, t
, t
, t
DIS
DIS
DIS
DIS
DIS
,
,
,
,
,
Input register delay
Product term expander delay
Output routing pool delay
Additional block loading adder
Using LVTTL standard
Using LVCMOS 3.3 standard
Using LVCMOS 2.5 standard
Using LVCMOS 1.8 standard
Using PCI compatible input
Output configured as TTL buffer
Output configured as 3.3V buffer
Output configured as 2.5V buffer
Output configured as 1.8V buffer
Output configured as PCI compatible
buffer
Output configured for slow slew rate
Description
1
(Cont.)
36
ispMACH 4000V/B/C/Z Family Data Sheet
Min.
-5
Max.
1.00
0.33
0.05
0.05
0.60
0.60
0.60
0.00
0.60
0.20
0.20
0.10
0.00
0.20
1.00
Min.
-75
Max.
1.00
0.33
0.05
0.05
0.60
0.60
0.60
0.00
0.60
0.20
0.20
0.10
0.00
0.20
1.00
Min.
-10
Max.
1.00
0.33
0.05
0.05
0.60
0.60
0.60
0.00
0.60
0.20
0.20
0.10
0.00
0.20
1.00
Timing v.3.2
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for LC4256V-75TN100C