S29JL032H90TFI320 Spansion Inc., S29JL032H90TFI320 Datasheet - Page 42

• Manufacturer Part Number: S29JL032H90TFI320
• Description: IC, FLASH, 32MBIT, 90NS, TSOP-48
• Manufacturer: Spansion Inc.

Specifications of S29JL032H90TFI320

• Memory Type: Flash
• Memory Size: 32Mbit
• Memory Configuration: 4M X 8 / 2M X 16
• Ic Interface Type: CFI, Parallel
• Access Time: 90ns
• Supply Voltage Range: 2.7 To 3.6 V
• Memory Case Style: TSOP
• Data Bus Width: 8 bit, 16 bit
• Architecture: Boot Sector
• Interface Type: Conventional
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.7 V
• Maximum Operating Current: 2 mA
• Mounting Style: SMD/SMT
• Operating Temperature: + 85 C
• Package / Case: TSOP-48
• Rohs Compliant: YES
• No. Of Pins: 48
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

11.7
42
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors
are selected for erasure, the entire time-out also applies after each additional sector erase command. When
the time-out period is complete, DQ3 switches from a “0” to a “1.” If the time between additional sector erase
commands from the system can be assumed to be less than 80 µs, the system need not monitor DQ3. See
also
After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is
“1,” the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the device will accept additional sector erase commands.
To ensure the command has been accepted, the system software should check the status of DQ3 prior to and
following each subsequent sector erase command. If DQ3 is high on the second status check, the last
command might not have been accepted.
Table 11.1
Notes
1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in
Standard
Mode
Erase
Suspend
Mode
section on DQ5 for more information.
progress. The device outputs array data if the system addresses a non-busy bank.
Sector Erase Command Sequence on page
shows the status of DQ3 relative to the other status bits.
Embedded Program Algorithm
Embedded Erase Algorithm
Erase-Suspend-
Read
Erase-Suspend-Program
Status
Erase
Suspended Sector
Non-Erase
Suspended Sector
Table 11.1 Write Operation Status
S29JL032H
D a t a
(Note 2)
DQ7#
DQ7#
DQ7
Data
34.
0
1
S h e e t
No toggle
Toggle
Toggle
Toggle
DQ6
Data
(Note 1)
DQ5
Data
0
0
0
0
S29JL032H_00_B8 August 31, 2009
DQ3
Data
N/A
N/A
N/A
1
No toggle
(Note 2)
Toggle
Toggle
Data
DQ2
N/A
RY/BY#
0
0
1
1
0