STA333W STMicroelectronics, STA333W Datasheet - Page 24

no-image

STA333W

Manufacturer Part Number
STA333W
Description
DIG AUDIO SYSTEM, 2-CH, 36POWERSSOP
Manufacturer
STMicroelectronics
Datasheet

Specifications of STA333W

Svhc
No SVHC (15-Dec-2010)
Package / Case
PowerSSO
Interface
I2S
No. Of Pins
36
Operating Temperature Range
0°C To +70°C
Supply Voltage Max
18V
Supply Voltage Min
4.5V
Termination T
RoHS Compliant
Interface Type
I2S
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA333W
Manufacturer:
st
Quantity:
2 300
Part Number:
STA333W
Manufacturer:
ST
0
Part Number:
STA333W
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA333W 2*20W
Manufacturer:
ST
0
Part Number:
STA333W######
Manufacturer:
ST
0
Part Number:
STA333W.
Manufacturer:
ST
0
Part Number:
STA333W13T
Manufacturer:
ST
0
Part Number:
STA333W13TR
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STA333W13TR
Quantity:
7 000
Register description
6.1.2
24/49
Thermal warning adjustment bypass
Table 14.
The on-chip STA333W power output block provides feedback to the digital controller using
inputs to the power control block. The TWARN input is used to indicate a thermal warning
condition. When TWARN is asserted (set to 0) for a period of time greater than 400 ms, the
power control block will force a -3dB output limit (determined by TWOCL in coefficient RAM)
to the modulation limit in an attempt to eliminate the thermal warning condition. Once the
thermal warning output limit adjustment is applied, it remains in this state until reset, unless
FDRB = 0.
Fault detect recovery bypass
Table 15.
The on-chip STA333W power output block provides feedback to the digital controller using
inputs to the power control block. The FAULT input is used to indicate a fault condition (either
overcurrent or thermal). When FAULT is asserted (set to 0), the power control block attempts
a recovery from the fault by asserting the 3-state output (setting it to 0 which directs the
power output block to begin recovery), holding it at 0 for period of time in the range of 0.1 ms
to 1 second as defined by the fault detect recovery constant register (FDRC registers 0x2B,
0x2C), then toggling it back to 1. This sequence is repeated as log as the fault indication
exists. This feature is enabled by default but can be bypassed by setting the FDRB control
bit to 1.
Configuration register B (addr 0x01)
6
7
Bit
Bit
C2IM
D7
1
R/W
R/W
R/W
R/W
Thermal warning adjustment
Fault detect recovery
C1IM
D6
0
1
0
RST
RST
Reserved
TWAB
FDRB
D5
0
Doc ID 13365 Rev 2
Name
Name
SAIFB
D4
0
Thermal warning adjustment bypass:
0: thermal warning adjustment enabled
1: thermal warning adjustment disabled
Fault detect recovery bypass:
0: fault detect recovery enabled
1: fault detect recovery disabled
SAI3
D3
0
SAI2
D2
0
Description
Description
SAI1
D1
0
STA333W
SAI0
D0
0

Related parts for STA333W