CS3310-KS Cirrus Logic Inc, CS3310-KS Datasheet
CS3310-KS
Specifications of CS3310-KS
Available stocks
Related parts for CS3310-KS
CS3310-KS Summary of contents
Page 1
... The simple 3-wire interface provides daisy-chaining of multiple CS3310’s for multi-channel audio systems. The device operates from ±5 V supplies and has an in- put/output voltage range of ±3.75 V. ORDERING INFORMATION CS3310-KP CS3310- MUX 8 8 Control Register ...
Page 2
... This parameter is guaranteed by design and/or characterization °C, VA+, VD ± 5%; VA- = -5V ± 5 Symbol Min - - - THD+N - 110 (VA-)+1.25 (Note 1) - (Note 2) -80 (Note 2) -100 (Note (Note 2) 2 IA+ - IA PSRR - CS3310 = L Typ Max Unit 0.001 .0025 % 116 - dB - (VA+)-1.25 V 4.2 8.4 Vrms - - dB -110 - dB 0.25 0. 100 pF ...
Page 3
... Pulse Width High t ph Pulse Width Low t pl Pulse Width Low - t SDVS t SDH t CSVS t LTH t CSH t SSD t CSDH t CSVS t SDVS t SDH MSB t CSH t SSD Figure 1. Serial Port Timing Diagram CS3310 Min Typ Max 2.0 - VD+0.3 -0.3 - +0.8 VD-1 0 pF) L Min Typ Max ...
Page 4
... Positive Analog VA+ Negative Analog VA (VD+) - (VA+) (Note (AGND, DGND = 0V, all voltages with respect to ground.) Symbol Positive Digital VD+ Positive Analog VA+ Negative Analog VA IND STG CS3310 Min Typ Max 4.75 5.0 VA+ 4.75 5.0 5.25 -4.75 -5.0 -5.25 -0 Min Max -0.3 (VA+)+ 0.3 -0.3 6.0 ...
Page 5
... SDATAI due to high impedance state of SDATAO when CS is high. **Refer to Note 3. DS82PP3 ** 0.1 F ZCEN VD+ VA SDATAI 6 CS3310 SCLK SDATAO MUTE AINL AOUTL 9 AOUTR AINR AGNDL AGNDR DGND Figure 2. Recommended Connection Diagram +5V ANALOG + -5V ANALOG + 0 ANOTHER 7 CS3310 OR CONTROLLER * AUDIO 11 OUTPUTS CS3310 5 ...
Page 6
... The CS3310 operates from 5 V supplies and ac- cepts inputs up to 3.75 V. Once in operation, the CS3310 can be brought to a muted state with the mute pin, MUTE writing all zeros to the vol- ume control registers. The device contains a simple three wire serial interface which accepts 16-bit da- ta ...
Page 7
... Figure 4. Daisy Chaining Diagram DS82PP3 volume control changes. The gain/attenuation changes of the CS3310 occur at zero crossings to eliminate glitches during level transitions. The zero crossing for the left channel is the voltage potential at the AGNDL pin; the voltage potential at the AGNDR pin defines the right channel zero cross- ing ...
Page 8
... Power-Up Considerations Upon initial application of power, the MUTE pin of the CS3310 should be set low to initiate a power-up sequence. This sequence sets the serial shift regis- 8 ter and the volume control register to zero and per- forms an offset calibration ...
Page 9
... CS3310 below 2.7 Vrms signal levels. Figure 16k FFT plot demonstrating the crosstalk performance of the CS3310 at 20 kHz. Both channels were set to unity gain. The right channel input is grounded with the left channel driven to 2.65 Vrms output at 20 kHz. The FFT plot is of the right channel output ...
Page 10
... Figure 9. Frequency Response -20 dB Input 0.1000 600 0.0100 2k 0.0010 OPEN 0.0001 10k 20k 20 Figure 11. THD+N vs. Frequency Output levels CS3310 AMPL (dBr) vs FREQ (Hz) Figure 7. 20 kHz Crosstalk AMPL (dBr) vs FREQ (Hz) 100 1k 10k 100k 200k 2.8 VRMS 2 VRMS 1 VRMS 100 1k 10k and 2 ...
Page 11
... SDATAI VD DGND 5 12 SCLK 6 11 SDATAO 7 10 Mute MUTE 8 9 CS3310 AINL Left Channel Input AGNDL Left Analog Ground AOUTL Left Channel Output VA- Negative Analog Power VA+ Positive Analog Power AOUTR Right Channel Output AGNDR Right Analog Ground AINR Right Channel Input ...
Page 12
... The first eight bits clocked into this pin control the analog output level for the right channel, and the second eight bits clocked into the device control the analog output level for the left channel. The data is clocked into the CS3310 by the rising edge of SCLK. ...
Page 13
... kHz), including distortion components. Expressed in decibels. Interchannel Isolation A measure of crosstalk between the left and right channels. Measured for each channel at the converter’s output with the input under test grounded and a full-scale signal applied to the other channel. Units in decibels. DS82PP3 CS3310 13 ...
Page 14
... CS3310 SIDE VIEW MILLIMETERS MIN MAX 0.00 5.33 0.38 0.64 2.92 4.95 0.36 0.56 1.14 1.78 0.20 0.36 19 ...
Page 15
... JEDEC #: MS-013 CS3310 c L MILLIMETERS MIN MAX 2.35 2.65 0.10 0.30 0.33 0.51 0.23 0.32 10.50 7.40 7.60 1.02 1.52 10.65 0.40 1.27 0° ...
Page 16
... Fax: (512) 445 7581 General Description The CDB3310 evaluation board allows fast evaluation of the CS3310 stereo digital volume control. The board generates all control signals. Evaluation requires a low- distortion signal source and a power supply. The evaluation board may be configured to accept ex- ternal timing signals for operation in a user application during system development ...
Page 17
Notes • ...
Page 18
Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, ...