DS90C385AMT National Semiconductor, DS90C385AMT Datasheet

no-image

DS90C385AMT

Manufacturer Part Number
DS90C385AMT
Description
IC,Parallel-to-Serial Converter,CMOS,TSSOP,56PIN
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90C385AMT

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90C385AMT
Manufacturer:
NS
Quantity:
190
Part Number:
DS90C385AMT
Manufacturer:
NS
Quantity:
20
Part Number:
DS90C385AMT
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C385AMT/ NOPB
Manufacturer:
NS
Quantity:
10
Company:
Part Number:
DS90C385AMT/NOPB
Quantity:
20 000
Part Number:
DS90C385AMTX
Manufacturer:
NSC
Quantity:
1 206
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
1 000
Part Number:
DS90C385AMTX
Manufacturer:
NS
Quantity:
75
Part Number:
DS90C385AMTX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90C385AMTX/NOPB
Manufacturer:
NSC
Quantity:
130
Part Number:
DS90C385AMTX/NOPB
0
© 2006 National Semiconductor Corporation
DS90C385A
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel
Display Link-87.5 MHz
General Description
The DS90C385A is a pin to pin compatible replacement for
DS90C383, DS90C383A and DS90C385. The DS90C385A
has additional features and improvements making it an ideal
replacement for DS90C383, DS90C383A and DS90C385.
family of LVDS Transmitters.
The DS90C385A transmitter converts 28 bits of LVCMOS/
LVTTL data into four LVDS (Low Voltage Differential Signal-
ing) data streams. A phase-locked transmit clock is transmit-
ted in parallel with the data streams over the fifth LVDS link.
Every cycle of the transmit clock 28 bits of input data are
sampled and transmitted. At a transmit clock frequency of
87.5 MHz, 24 bits of RGB data and 3 bits of LCD timing and
control data (FPLINE, FPFRAME, DRDY) are transmitted at
a rate of 612.5Mbps per LVDS data channel. Using a 87.5
MHz clock, the data throughput is 306.25Mbytes/sec. This
transmitter can be programmed for Rising edge strobe or
Falling edge strobe through a dedicated pin. A Rising edge
or Falling edge strobe transmitter will interoperate with a
Falling edge strobe FPDLink Receiver without any transla-
tion logic.
This chipset is an ideal means to solve EMI and cable size
problems associated with wide, high-speed TTL interfaces
with added Spread Spectrum Clocking support.
Block Diagram
DS200702
See NS Package Number MTD56
Order Number DS90C385AMT
DS90C385A
Features
n Pin-to-pin compatible to DS90C383, DS90C383A and
n No special start-up sequence required between
n Support Spread Spectrum Clocking up to 100kHz
n “Input Clock Detection” feature will pull all LVDS pairs to
n 18 to 87.5 MHz shift clock support
n Tx power consumption
n Tx Power-down mode
n Supports VGA, SVGA, XGA, SXGA(dual pixel),
n Narrow bus reduces cable size and cost
n Up to 2.45 Gbps throughput
n Up to 306.25Megabytes/sec bandwidth
n 345 mV (typ) swing LVDS devices for low EMI
n PLL requires no external components
n Compliant to TIA/EIA-644 LVDS standard
n Low profile 56-lead TSSOP package
DS90C385 .
clock/data and /PD pins. Input signals (clock and data)
can be applied either before or after the device is
powered.
frequency modulation & deviations of
spread or -5% down spread.
logic low when input clock is missing and when /PD pin
is logic high.
Grayscale
SXGA+(dual pixel), UXGA(dual pixel).
20070201
<
<
60 µW (typ)
147 mW (typ)
±
2.5% center
@
87.5 MHz
www.national.com
April 2006

Related parts for DS90C385AMT

DS90C385AMT Summary of contents

Page 1

... Up to 2.45 Gbps throughput 306.25Megabytes/sec bandwidth n 345 mV (typ) swing LVDS devices for low EMI n PLL requires no external components n Compliant to TIA/EIA-644 LVDS standard n Low profile 56-lead TSSOP package DS90C385A Order Number DS90C385AMT See NS Package Number MTD56 DS200702 April 2006 ± 2.5% center < ...

Page 2

... Output Short Circuit Current OS I Output TRI-STATE ® Current OZ TRANSMITTER SUPPLY CURRENT ICCTW Transmitter Supply Current Worst Case www.national.com (Note 1) Package Derating: DS90C385AMT ESD Rating (HBM, 1.5kΩ, 100pF) −0.3V to +4V (EIAJ, 0Ω, 200 pF) −0. 0.3V) Latch Up Tolerance CC −0. 0.3V) CC Recommended Operating Continuous Conditions +150˚ ...

Page 3

Electrical Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter TRANSMITTER SUPPLY CURRENT ICCTG Transmitter Supply Current 16 Grayscale ICCTZ Transmitter Supply Current Power Down Note 1: “Absolute Maximum Ratings” are those values beyond which the ...

Page 4

Transmitter Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified Symbol TPPos0 Transmitter Output Pulse Position (Figure 12) (Note 5) TPPos1 Transmitter Output Pulse Position TPPos2 Transmitter Output Pulse Position TPPos3 Transmitter Output Pulse Position TPPos4 Transmitter ...

Page 5

Transmitter Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified Symbol SSCG Spread Spectrum Clock support; Modulation frequency with a linear profile.(Note 6) TPLLS Transmitter Phase Lock Loop Set (Figure 9) TPDD Transmitter Power Down Delay (Figure ...

Page 6

AC Timing Diagrams FIGURE 2. “16 Grayscale” Test Pattern - DS90C385A (Notes 8, 9, 10) Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and LVCMOS/LVTTL I/O. Note 8: The 16 grayscale test ...

Page 7

AC Timing Diagrams (Continued) FIGURE 3. DS90C385A (Transmitter) LVDS Output Load. 5pF is showed as board loading FIGURE 4. DS90C385A (Transmitter) LVDS Transition Times FIGURE 5. DS90C385A (Transmitter) Input Clock Transition Time FIGURE 6. DS90C385A (Transmitter) Setup/Hold and High/Low Times ...

Page 8

AC Timing Diagrams FIGURE 8. DS90C385A (Transmitter) Clock In to Clock Out Delay with R_FB pin = GND FIGURE 9. DS90C385A (Transmitter) Phase Lock Loop Set Time FIGURE 10. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90C385A ...

Page 9

AC Timing Diagrams (Continued) FIGURE 12. Transmitter LVDS Output Pulse Position Measurement - DS90C385A FIGURE 11. Transmitter Power Down Delay 9 20070218 20070226 www.national.com ...

Page 10

DS90C385A MTD56 (TSSOP) Package Pin Descriptions — FPD Link Transmitter Pin Name I/O No. TxIN I 28 LVTTL level input. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines — FPLINE, FPFRAME and DRDY (also referred to ...

Page 11

... DS90C385A does not require any special requirement for sequencing of the input clock/data and PD (PowerDown) signal. The DS90C385A offers a more robust input sequenc- DS90C385AMT 20070223 ing feature where the input clock/data can be inserted after the release of the PD signal. In the case where the clock/ ...

Page 12

Typical Application Truth Table www.national.com TABLE 1. Programmable Transmitter (DS90C385A) Pin Condition Strobe Status R_FB R_FB = V Rising edge strobe CC R_FB R_FB = GND or NC Falling edge strobe 12 20070203 ...

Page 13

... Deutsch Tel: +49 (0) 69 9508 6208 English www.national.com Français Tel: +33 ( 8790 Dimensions in millimeters only Order Number DS90C385AMT NS Package Number MTD56 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system affect its safety or effectiveness ...

Related keywords