DS90C387VJD National Semiconductor, DS90C387VJD Datasheet

Transceiver IC

DS90C387VJD

Manufacturer Part Number
DS90C387VJD
Description
Transceiver IC
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90C387VJD

No. Of Drivers
2
Driver Case Style
TQFP
No. Of Pins
100
Transceiver Type
Display Interface
Mounting Type
Surface Mount
No. Of Channels
8
No. Of Driver/receivers
2/2
Peak Reflow Compatible (260 C)
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90C387VJD
Manufacturer:
NS
Quantity:
5
Part Number:
DS90C387VJD
Manufacturer:
DIODES
Quantity:
12 000
Part Number:
DS90C387VJD
Manufacturer:
DS
Quantity:
3
Part Number:
DS90C387VJD
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DS90C387VJD/NOPB
Manufacturer:
TI
Quantity:
1 000
Part Number:
DS90C387VJD/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DS90C387VJDX/NOPB
Manufacturer:
TI
Quantity:
1 000
Part Number:
DS90C387VJDX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
© 2006 National Semiconductor Corporation
DS90C387/DS90CF388
Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA
General Description
The DS90C387/DS90CF388 transmitter/receiver pair is de-
signed to support dual pixel data transmission between Host
and Flat Panel Display up to QXGA resolutions. The trans-
mitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL
data into 8 LVDS (Low Voltage Differential Signalling) data
streams. Control signals (VSYNC, HSYNC, DE and two
user-defined signals) are sent during blanking intervals. At a
maximum dual pixel rate of 112MHz, LVDS data line speed is
672Mbps, providing a total throughput of 5.38Gbps (672
Megabytes per second). Two other modes are also sup-
ported. 24-bit color data (single pixel) can be clocked into the
transmitter at a maximum rate of 170MHz. In this mode, the
transmitter provides single-to-dual pixel conversion, and the
output LVDS clock rate is 85MHz maximum. The third mode
provides inter-operability with FPD-Link devices.
The LDI chipset is improved over prior generations of FPD-
Link devices and offers higher bandwidth support and longer
cable drive with three areas of enhancement. To increase
bandwidth, the maximum pixel clock rate is increased to 112
(170) MHz and 8 serialized LVDS outputs are provided.
Cable drive is enhanced with a user selectable pre-
emphasis feature that provides additional output current dur-
ing transitions to counteract cable loading effects. DC bal-
ancing on a cycle-to-cycle basis, is also provided to reduce
ISI (Inter-Symbol Interference). With pre-emphasis and DC
balancing, a low distortion eye-pattern is provided at the
receiver end of the cable. A cable deskew capability has
been added to deskew long cables of pair-to-pair skew of up
to +/−1 LVDS data bit time (up to 80 MHz Clock Rate). These
three enhancements allow cables 5+ meters in length to be
driven. This chipset is an ideal means to solve EMI and cable
size problems for high-resolution flat panel applications. It
provides a reliable interface based on LVDS technology that
delivers the bandwidth needed for high-resolution panels
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
DS100073
while maximizing bit times, and keeping clock rates low to
reduce EMI and shielding requirements. For more details,
please refer to the “Applications Information” section of this
datasheet.
Features
n Complies with OpenLDI specification for digital display
n 32.5 to 112/170MHz clock support for DS90C387, 40 to
n Supports SVGA through QXGA panel resolutions
n Drives long, low cost cables
n Up to 5.38Gbps bandwidth
n Pre-emphasis reduces cable loading effects
n DC Balance data transmission provided by transmitter
n Cable Deskew of +/−1 LVDS data bit time (up to 80
n Dual pixel architecture supports interface to GUI and
n Transmitter rejects cycle-to-cycle jitter
n 5V tolerant on data and control input pins
n Programmable transmitter data and control strobe select
n Backward compatible configuration select with FPD-Link
n Optional second LVDS clock for backward compatibility
n Support for two additional user-defined control signals in
n Compatible with ANSI/TIA/EIA-644-1995 LVDS Standard
interfaces
112MHz clock support for DS90CF388
reduces ISI distortion
MHz Clock Rate) of pair-to-pair skew at receiver inputs;
intra-pair skew tolerance of 300ps
timing controller; optional single pixel transmitter inputs
support single pixel GUI interface
(rising or falling edge strobe)
w/ FPD-Link
DC Balanced mode
February 2006
www.national.com

Related parts for DS90C387VJD

DS90C387VJD Summary of contents

Page 1

... LVDS technology that delivers the bandwidth needed for high-resolution panels TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2006 National Semiconductor Corporation while maximizing bit times, and keeping clock rates low to reduce EMI and shielding requirements. For more details, please refer to the “ ...

Page 2

Transmitter Block Diagram Receiver Block Diagram Generalized Block Diagram www.national.com 10007302 10007303 10007301 2 ...

Page 3

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( CMOS/TTL Input Voltage CMOS/TTL Output Voltage −0. LVDS Receiver Input Voltage LVDS Driver Output Voltage LVDS Output Short Circuit ...

Page 4

Electrical Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter TRANSMITTER SUPPLY CURRENT ICCTW Transmitter Supply Current Worst Case ICCTG Transmitter Supply Current 16 Grayscale ICCTZ Transmitter Supply Current Power Down RECEIVER SUPPLY CURRENT ICCRW Receiver ...

Page 5

Recommended Transmitter Input Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol TCIT TxCLK IN Transition Time (Figure 5) TCIP TxCLK IN Period (Figure 6) TCIH TxCLK in High Time (Figure 6) TCIL TxCLK in Low Time ...

Page 6

Receiver Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol RPLLS Receiver Phase Lock Loop Set (Figure 9) RPDD Receiver Powerdown Delay (Figure 11) Chipset RSKM Characteristics Over recommended operating supply and temperature ranges unless otherwise ...

Page 7

AC Timing Diagrams FIGURE 2. “16 Grayscale” Test Pattern (Notes 9, 10, 11) Note 9: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O. Note 10: The 16 grayscale test pattern tests ...

Page 8

AC Timing Diagrams FIGURE 3. DS90C387 (Transmitter) LVDS Output Load and Transition Times FIGURE 4. DS90CF388 (Receiver) CMOS/TTL Output Load and Transition Times FIGURE 5. DS90C387 (Transmitter) Input Clock Transition Time FIGURE 6. DS90C387 (Transmitter) Setup/Hold and High/Low Times (Falling ...

Page 9

AC Timing Diagrams (Continued) FIGURE 7. DS90CF388 (Receiver) Setup/Hold and High/Low Times FIGURE 8. DS90C387 (Transmitter) Phase Lock Loop Set Time FIGURE 9. DS90CF388 (Receiver) Phase Lock Loop Set Time 10007316 10007319 9 10007320 www.national.com ...

Page 10

AC Timing Diagrams www.national.com (Continued) FIGURE 10. Transmitter Power Down Delay FIGURE 11. Receiver Power Down Delay 10 10007321 10007322 ...

Page 11

AC Timing Diagrams (Continued) C — Setup and Hold Time (Internal data sampling window) defined by RSPOS (receiver input strobe position) min and max TPPOS — Transmitter output pulse position (min and max) RSKM ≥ Cable Skew (type, length) + ...

Page 12

AC Timing Diagrams FIGURE 15. Timing Diagram of the Input Cycle-to-Cycle Clock Jitter www.national.com (Continued) FIGURE 14. TJCC Test Setup - DS90C387 12 10007327 10007328 ...

Page 13

DS90C387 Pin Descriptions — FPD Link Transmitter Pin Name I/O No. Rn, Gn, Bn DE, HSYNC, VSYNC AnP O 8 AnM O 8 CLKIN I 1 R_FB I 1 R_FDE I 1 CLK1P O 1 CLK1M O 1 ...

Page 14

DS90CF388 Pin Descriptions — FPD Link Receiver Pin Name I/O AnP I AnM I Rn, Gn, Bn, O DE, HSYNC, VSYNC RxCLK INP I RxCLK INM I RxCLK OUT O R_FDE I PLLSEL I BAL I DESKEW ...

Page 15

LVDS Interface Different Color Mapping options exists. Please see National Application Notes 1127 and AN-1163 for details. A careful review of Color Mapping information is recommended as TABLE 1. LVDS DATA BIT NAMING CONVENTION X=R X=G X=B ...

Page 16

LVDS Interface (Continued) TABLE 3. DUAL PIXEL PER CLOCK INPUT APPLICATION DATA MAPPING (DUAL=VCC) (Continued) VGA - TFT Data Signals Color Bits RO3 RO1 RO4 RO2 RO5 RO3 RO6 RO4 MSB RO7 RO5 LSB GO0 GO1 GO2 GO0 GO3 GO1 ...

Page 17

LVDS Interface (Continued) TABLE 4. SINGLE PIXEL PER CLOCK INPUT-TO-DUAL PIXEL PER CLOCK OUTPUT DATA MAPPING (DUAL=1/2VCC) VGA - TFT Data Signals Color Transmitter input pin names Bits 24-bit 18-bit LSB ...

Page 18

LVDS Interface (Continued) TABLE 4. SINGLE PIXEL PER CLOCK INPUT-TO-DUAL PIXEL PER CLOCK OUTPUT DATA MAPPING VGA - TFT Data Signals Color Bits Note that redundant copies of certain signals are also sent. These signals are denoted with an * ...

Page 19

LVDS Interface (Continued) Note that the LVDS Clock signal is also DC Balanced in this mode. The rising edge location is fixed, but the location of the falling edge will be in one of two locations as shown above. Optional ...

Page 20

LVDS Interface (Continued) FIGURE 19. Control Signals Transmitted During Blanking Note 18: The control signal during blanking shown above is for R_FDE=High, when R_FDE=Low all the low/high patterns are reversed. www.national.com Control Signals Transmitted During Blanking 20 10007305 10007309 ...

Page 21

Applications Information HOW TO CONFIGURE THE DS90C387 AND DS90CF388 FOR MOST COMMON APPLICATION 1. To configure for single input pixel-to-dual pixel output application, the DS90C387 “DUAL” pin must be set to 1/2 Vcc=1.65V. This may be implemented using pull-up and ...

Page 22

Applications Information plus the inverse of the calculated data disparity if the data is sent inverted. The value of the running word disparity shall saturate at +7 and −6. The value of the DC Balance bit (DCBAL) shall be 0 ...

Page 23

Applications Information Timing and control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals to guarantee correct reception of these critical signals. The transmitter is offered with programmable edge data strobes for convenient interface with a ...

Page 24

Pin Diagrams www.national.com Transmitter-DS90C387 24 10007306 ...

Page 25

Pin Diagrams (Continued) Receiver-DS90CF388 25 10007307 www.national.com ...

Page 26

... Physical Dimensions inches (millimeters) unless otherwise noted Order Number DS90C387VJD and DS90CF388VJD National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. ...

Related keywords