PIC10F206T-E/OT Microchip Technology, PIC10F206T-E/OT Datasheet - Page 56
![IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,TSOP,6PIN,PLASTIC](/photos/6/59/65928/sot-23-6_pkg_sml.jpg)
PIC10F206T-E/OT
Manufacturer Part Number
PIC10F206T-E/OT
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,TSOP,6PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 10Fr
Datasheets
1.PIC10F200T-IOT.pdf
(96 pages)
2.PIC10F200T-IOT.pdf
(6 pages)
3.PIC10F200T-IOT.pdf
(18 pages)
Specifications of PIC10F206T-E/OT
Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
3
Program Memory Size
768B (512 x 12)
Program Memory Type
FLASH
Ram Size
24 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
SOT-23-6
Processor Series
PIC10F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
24 B
Interface Type
USB
Maximum Clock Frequency
4 MHz
Number Of Programmable I/os
4
Number Of Timers
1
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
AC162059 - HEADER INTRFC MPLAB ICD2 8/14PINXLT06SOT - SOCKET TRAN ICE 6SOT W/CABLEAC163020 - ADAPTER PROGRAMMER PIC10F2XXAC164321 - MODULE SKT 6L PM3 SOT23AC164037 - MODULE SKT 6L PROMATE II SOT23
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Details
PIC10F200/202/204/206
BTFSS
Syntax:
Operands:
Operation:
Status Affected: None
Description:
CALL
Syntax:
Operands:
Operation:
Status Affected: None
Description:
CLRF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
DS41239D-page 54
Bit Test f, Skip if Set
[ label ] BTFSS f,b
0 ≤ f ≤ 31
0 ≤ b < 7
skip if (f<b>) = 1
If bit ‘b’ in register ‘f’ is ‘1’, then the
next instruction is skipped.
If bit ‘b’ is ‘1’, then the next instruc-
tion fetched during the current
instruction execution, is discarded
and a NOP is executed instead,
making this a two-cycle instruction.
Subroutine Call
[ label ] CALL k
0 ≤ k ≤ 255
(PC) + 1→ Top-of-Stack;
k → PC<7:0>;
(STATUS<6:5>) → PC<10:9>;
0 → PC<8>
Subroutine call. First, return
address (PC + 1) is PUSHed onto
the stack. The eight-bit immediate
address is loaded into PC
bits <7:0>. The upper bits
PC<10:9> are loaded from
STATUS<6:5>, PC<8> is cleared.
CALL is a two-cycle instruction.
Clear f
[ label ] CLRF
0 ≤ f ≤ 31
00h → (f);
1 → Z
The contents of register ‘f’ are
cleared and the Z bit is set.
f
CLRW
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
CLRWDT
Syntax:
Operands:
Operation:
Status Affected: TO, PD
Description:
COMF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
Clear W
[ label ] CLRW
None
00h → (W);
1 → Z
The W register is cleared. Zero bit
(Z) is set.
Clear Watchdog Timer
[ label ] CLRWDT
None
00h → WDT;
0 → WDT prescaler (if assigned);
1 → TO;
1 → PD
The CLRWDT instruction resets the
WDT. It also resets the prescaler, if
the prescaler is assigned to the
WDT and not Timer0. Status bits
TO and PD are set.
Complement f
[ label ] COMF
0 ≤ f ≤ 31
d ∈ [0,1]
(f) → (dest)
The contents of register ‘f’ are
complemented. If ‘d’ is ‘0’, the
result is stored in the W register. If
‘d’ is ‘1’, the result is stored back in
register ‘f’.
© 2007 Microchip Technology Inc.
f,d