PIC16F610-E/ST Microchip Technology, PIC16F610-E/ST Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16F610-E/ST
Manufacturer Part Number
PIC16F610-E/ST
Description
1.75KB Flash, 64B RAM, 6 I/O, 8MHz Internal Oscillator 14 TSSOP 4.4mm TUBE
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC12F609T-ISN.pdf
(26 pages)
2.PIC16F616T-ISL.pdf
(214 pages)
3.PIC16F616T-ISL.pdf
(8 pages)
Specifications of PIC16F610-E/ST
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
11
Program Memory Size
1.75KB (1K x 14)
Program Memory Type
FLASH
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
14-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC162083 - HEADER MPLAB ICD2 PIC16F616 8/14
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
PIC12F609/12F615/12F617/16F610/16F616 AND PIC12HV609/12HV615/16HV610/16HV616
4.1.4.2
After receiving this command, the chip will load in a
14-bit “data word” when 16 cycles are applied, as
described in Section 4.1.4.1 “Load Configuration”.
A timing diagram of this command is shown in
Figure 4-5.
FIGURE 4-5:
4.1.4.3
After receiving this command, the chip will transmit
data bits out of the program memory (user or configu-
ration) currently accessed, starting with the second
rising edge of the clock input. The data pin will go into
Output mode on the second rising clock edge, and it
will revert to Input mode (high-impedance) after the
16th rising edge.
If the program memory is code-protected (CP = 0), the
data is read as zeros.
A timing diagram of this command is shown in Figure 4-6.
FIGURE 4-6:
DS41396A-page 10
ICSPDAT
ICSPCLK
ICSPDAT
ICSPCLK
Load Data For Program Memory
Read Data From Program Memory
1
1
LOAD DATA FOR PROGRAM MEMORY COMMAND
READ DATA FROM PROGRAM MEMORY COMMAND
1
0
0
T
2
SET
0
2
1
1
T
1
3
SET
T
3
0
HLD
input
1
T
1
HLD
4
0
4
0
1
5
X
5
X
X
6
T
6
DLY
T
X
T
DLY
T
DLY
DLY
1
3
1
2
1
strt_bit
1
strt_bit
2
2
LSb
LSb
T
DLY
3
T
3
SET
3
T
HLD
1
4
output
1
2009 Microchip Technology Inc.
4
5
5
15
15
MSb
MSb
16
stp_bit
16
stp_bit
input