EVB9303M SMSC, EVB9303M Datasheet - Page 9

no-image

EVB9303M

Manufacturer Part Number
EVB9303M
Description
Networking Modules & Development Tools LAN9303M 3-Port EVB 10/100 Dual MAC PHY
Manufacturer
SMSC
Datasheet

Specifications of EVB9303M

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
LAN9303M Evaluation Board User Manual
SMSC LAN9303M
2.5.2
SWITCH
S2-3
0
0
0
0
1
1
1
1
S2-1
S2-2
S2-3
S2-4
Port 0 Mode
Note 2.8
Note 2.9
8-position DIP switch, position 1
8-position DIP switch, position 2
8-position DIP switch, position 3
8-position DIP switch, position 4
There are no default setting for this switch. Customers must choose the appropriate MII
mode as dictated by their application.
The P0_MODE[2:0] settings are defined in
S2-2
0
0
1
1
0
0
1
1
DESCRIPTION
Table 2.12 P0_MODE[2:0] Settings
Table 2.11 Port 0 Mode Switches
S2-1
USER MANUAL
0
1
0
1
0
1
0
1
9
MII PHY Mode / 200Mbps / 12mA clock output
MII PHY Mode / 200Mbps / 16mA clock output
RMII PHY Mode / 12mA clock output
RMII PHY Mode / 16mA clock output
Table
Sets P0_MODE0 low when closed (on).
Otherwise, the signal is pulled-up internally.
(Note
Sets P0_MODE1 low when closed (on).
Otherwise, the signal is pulled-up internally.
(Note
Sets P0_MODE2 low when closed (on).
Otherwise, the signal is pulled-up internally.
(Note
Sets P0_MODE3 low when closed (on).
Otherwise, the signal is pulled-up internally.
This switch selects the duplex polarity strap
default for Port 0 as follows:
If the strap value is “0”, a “0” on P0_DUPLEX
indicates full duplex, while a “1” indicates
half-duplex.
If the strap value is “1”, a “1” on P0_DUPLEX
indicates full duplex, while a “0” indicates
half-duplex.
The default setting is open.
RMII PHY Mode / clock is input
PORT 0 MODE SETTINGS
2.12:
2.8,
2.8,
2.8,
MII MAC Mode
MII PHY Mode
Note
Note
Note
RESERVED
2.9)
2.9)
2.9)
FUNCTION
Revision 1.0 (05-28-09)

Related parts for EVB9303M