PEX 8632-BB RDK PLX Technology, PEX 8632-BB RDK Datasheet

PEX 8632-BB RDK

Manufacturer Part Number

PEX 8632-BB RDK

Description

Interface Modules & Development Tools PEX 8632 RDK: Bsbrd w/Adapter Card

Manufacturer

PLX Technology

Datasheet

1.PEX_8632-BB_RDK.pdf (4 pages)

Current page: 1 of 4
Download datasheet (221Kb)

Features

o 32-lane, 12-port PCIe Gen2 switch

o 27 x 27mm

o Typical Power: 2.7 Watts

o Standards Compliant

o High Performance

o Flexible Configuration

o Dual-Host & Fail-Over Support

o Quality of Service (QoS)

o Reliability, Availability, Serviceability

PEX 8632 Vitals

PEX 8632 Key Features

- Integrated 5.0 GT/s SerDes

- PCI Express Base Specification, r2.0

- PCI Power Management Spec, r1.2

- Microsoft Vista Compliant

- Supports Access Control Services

- Dynamic link-width control

- Dynamic SerDes speed control

- Non-blocking switch fabric

- Full line rate on all ports

- Packet Cut-Thru with 160ns max packet

- 2KB Max Payload Size

- Read Pacing (bandwidth throttling)

- Dual-Cast

- Ports configurable as x1, x2, x4, x8, x16

- Registers configurable with strapping

- Lane and polarity reversal

- Compatible with PCIe 1.0a PM

- Configurable Non-Transparent port

- Moveable upstream port

- Crosslink port capability

- Eight traffic classes per port

- Weighted round-robin source

- 3 Hot Plug Ports with native HP Signals

- All ports hot plug capable thru I

- ECRC and Poison bit support

- Data Path parity

- Memory (RAM) Error Correction

- INTA# and FATAL_ERR# signals

- Advanced Error Reporting

- Port Status bits and GPIO available

- Per port error diagnostics

- Performance Monitoring

(backwards compatible w/ PCIe r1.0a/1.1)

latency (x8 to x8)

pins, EEPROM, I

port arbitration

(Hot Plug Controller on every port)

• Per port payload & header counters

Version 1.0 2009

, 676-pin FCBGA package

C, or host software

The ExpressLane

capability enabling users to add scalable high bandwidth, non-blocking

interconnection to a wide variety of applications including servers,

storage systems, and communications platforms. The PEX 8632 is

well suited for fan-out, aggregation, and peer-to-peer applications.

High Performance & Low Packet Latency

The PEX 8632 architecture supports packet cut-thru with a maximum

latency of 160ns (x8 to x8). This, combined with large packet memory and

non-blocking internal switch architecture, provides full line rate on all ports

for performance-hungry applications such as servers and switch fabrics.

The low latency enables applications to achieve high throughput and

performance. In addition to low latency, the device supports a max payload

size of 2048 bytes, enabling the user to achieve even higher throughput.

Data Integrity

The PEX 8632 provides end-to-end CRC (ECRC) protection and Poison bit

support to enable designs that require end-to-end data integrity. PLX also

supports data path parity and memory (RAM) error correction as packets

pass through the switch.

Flexible Register & Port Configuration

The PEX 8632’s 12 ports can be configured to lane widths of x1, x2, x4, x8,

or x16. Flexible buffer allocation, along with the device's flexible packet

flow control, maximizes throughput for applications where more traffic

flows in the downstream, rather than upstream, direction. Any port can be

designated as the upstream port, which can be changed dynamically. The

PEX 8632 also provides

several ways to configure

its registers. The device

can be configured

through strapping pins,

software, or an optional

serial EEPROM. This

allows for easy debug

during the development

phase, performance

monitoring during the

operation phase, and

driver or software

upgrade. Figure 1 shows

some of the PEX 8632’s

common port

configurations.

PCIe Gen2, 5.0GT/s 32-lane, 12-port Switch

C interface, host

PEX 8632

PEX 8632 device offers PCI Express switching

Figure 1. Common Port Configurations

3 x4

PEX 8632

10 x2

8 x2

2 x8

PEX 8632

2 x4

x16

Related parts for PEX 8632-BB RDK

PEX 8632-BB RDK Summary of contents

Page 1

... Flexible Register & Port Configuration The PEX 8632’s 12 ports can be configured to lane widths of x1, x2, x4, x8, or x16. Flexible buffer allocation, along with the device's flexible packet flow control, maximizes throughput for applications where more traffic flows in the downstream, rather than upstream, direction ...

Page 2

... The PEX 8632 hot plug capability feature makes it suitable for High Availability (HA) applications. Three downstream ports include a Standard Hot Plug Controller. If the PEX 8632 is used in an application where one or more of its downstream ports connect to PCI Express slots, each port’s Hot Plug Controller can be used to manage the hot-plug event of its associated slot ...

Page 3

... Gpbs) when connected to a Gen1 endpoint. In Figure 3, the PCIe slots connected to the PEX 8632’s downstream ports can be populated with either PCIe Gen1 or PCIe Gen 2 devices. Conversely, the PEX 8632 can be used to create Gen 2 slots on a Gen 1 native Chip Set in the same fashion. ...

Page 4

... ExpressLane PEX 8632RDK The PEX 8632RDK is a hardware module containing the PEX 8632 which plugs right into your system. The PEX 8632RDK can be used to test and validate customer software, or used as an evaluation vehicle for PEX 8632 features and benefits. The PEX 8632RDK provides everything that a user needs to get their hardware and software development started ...

Related keywords

PEX 8632-BB RDK datasheet
PEX 8632-BB RDK data sheet
PEX 8632-BB RDK pdf datasheet
PEX 8632-BB RDK component
PEX 8632-BB RDK part
PEX 8632-BB RDK distributor
PEX 8632-BB RDK RoHS
PEX 8632-BB RDK datasheet download