AD5274BCPZ-20-RL7 Analog Devices Inc, AD5274BCPZ-20-RL7 Datasheet - Page 23

• Manufacturer Part Number: AD5274BCPZ-20-RL7
• Description: 256 Tap 5v 50tp, 1% R-tol MSOP 12C I.C.
• Manufacturer: Analog Devices Inc

Specifications of AD5274BCPZ-20-RL7

• Resistance (ohms): 20K
• Taps: 256
• Number Of Circuits: 1
• Temperature Coefficient: 5 ppm/°C Typical
• Memory Type: Non-Volatile
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V, ±2.5 V ~ 2.75 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: AD5274BCPZ-20-RL7; AD5274BCPZ-20-RL7TR

50-TP MEMORY WRITE-ACKNOWLEDGE POLLING
After each write operation to the 50-TP registers, an internal
write cycle begins. The I
To determine if the internal write cycle is complete and the
I
interface polling can be conducted by sending a start condition,
followed by the slave address and the write bit. If the I
responds with an acknowledge (ACK), the write cycle is complete
and the interface is ready to proceed with further operations.
Otherwise, I
RESET
The AD5272/AD5274 can be reset through software by executing
Command 4 (see Table 12) or through hardware on the low
pulse of the RESET pin. The reset command loads the RDAC
register with the contents of the most recently programmed 50-TP
memory location. The RDAC register loads with midscale if no
50-TP memory location has been previously programmed. Tie
RESET to V
RESISTOR PERFORMANCE MODE
This mode activates a new, patented 1% end-to-end resistor
tolerance that ensures a ±1% resistor tolerance on each code,
that is, code = half scale and R
Table 3, Table 5, and Table 6 to check which codes achieve ±1%
resistor tolerance. The resistor performance mode is activated by
programming Bit C2 of the control register (see Table 14 and
Table 15).
SHUTDOWN MODE
The AD5272/AD5274 can be shut down by executing the software
shutdown command, Command 9 (see Table 12), and setting
the LSB to 1. This feature places the RDAC in a zero-power-
consumption state where Terminal Ax is disconnected from
the wiper terminal. It is possible to execute any command from
Table 12 while the AD5272 or AD5274 is in shutdown mode.
The part can be taken out of shutdown mode by executing
Command 9 and setting the LSB to 0, or by issuing a software
or hardware reset.
RDAC ARCHITECTURE
To achieve optimum performance, Analog Devices has patented the
RDAC segmentation architecture for all the digital potentiometers.
In particular, the AD5272/AD5274 employ a three-stage
segmentation approach, as shown in Figure 46. The AD5272/
AD5274 wiper switch is designed with the transmission gate
CMOS topology.
2
C interface is enabled, interface polling can be executed. I
2
DD
C interface polling can be repeated until it completes.
if the RESET pin is not used.
2
C interface of the device is disabled.
WA
= 10 kΩ ± 100 Ω. See Table 2,
2
C interface
2
C
Rev. C | Page 23 of 28
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation—1% Resistor Tolerance
The nominal resistance between Terminal W and Terminal A, R
is available in 20 kΩ, 50 kΩ, and 100 kΩ, and 1024-/256-tap points
accessed by the wiper terminal. The 10-/8-bit data in the RDAC
latch is decoded to select one of the 1024 or 256 possible wiper
settings. The AD5272/ AD5274 contain an internal ±1% resistor
tolerance calibration feature which can be disabled or enabled,
enabled by default, or by programming Bit C2 of the control
register (see Table 15). The digitally programmed output resis-
tance between the W terminal and the A terminal, R
calibrated to give a maximum of ±1% absolute resistance error
over both the full supply and temperature ranges. As a result,
the general equations for determining the digitally programmed
output resistance between the W terminal and A terminal are as
follows:
For the AD5272
For the AD5274
where:
D is the decimal equivalent of the binary code loaded in the
10-/8-bit RDAC register.
R
In the zero-scale condition, a finite total wiper resistance of
120 Ω is present. Regardless of which setting the part is oper-
ating in, take care to limit the current between the A terminal
B terminal, to the maximum continuous current of ±3 mA, or
the pulse current specified in Table 8. Otherwise, degradation or
possible destruction of the internal switch contact can occur.
to B terminal, W terminal to A terminal, and W terminal to
WA
is the end-to-end resistance.
R
R
WA
WA
ADDRESS
DECODER
10-/8-BIT
(
(
D
D
)
)
=
=
256
1024
D
D
Figure 46. Simplified RDAC Circuit
×
A
×
R
WA
R
WA
R
R
L
L
AD5272/AD5274
R
R
R
R
M
M
W
W
S
W
WA
, is
(1)
(2)
W
WA
,