AD5343BRUZ-REEL Analog Devices Inc, AD5343BRUZ-REEL Datasheet
AD5343BRUZ-REEL
Specifications of AD5343BRUZ-REEL
Related parts for AD5343BRUZ-REEL
AD5343BRUZ-REEL Summary of contents
Page 1
FEATURES AD5332: Dual 8-Bit DAC in 20-Lead TSSOP AD5333: Dual 10-Bit DAC in 24-Lead TSSOP AD5342: Dual 12-Bit DAC in 28-Lead TSSOP AD5343: Dual 12-Bit DAC in 20-Lead TSSOP Low Power Operation: 230 300 A ...
Page 2
AD5332/AD5333/AD5342/AD5343–SPECIFICATIONS ( REF L 1 Parameter Min PERFORMANCE AD5332 Resolution Relative Accuracy Differential Nonlinearity AD5333 Resolution Relative Accuracy Differential Nonlinearity AD5342/AD5343 Resolution ...
Page 3
CHARACTERISTICS otherwise noted.) 2 Parameter Output Voltage Settling Time AD5332 AD5333 AD5342 AD5343 Slew Rate Major Code Transition Glitch Energy Digital Feedthrough Digital Crosstalk Analog Crosstalk DAC-to-DAC Crosstalk Multiplying Bandwidth Total Harmonic Distortion NOTES 1 Guaranteed ...
Page 4
AD5332/AD5333/AD5342/AD5343 ABSOLUTE MAXIMUM RATINGS 25°C unless otherwise noted GND . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
AD5332 FUNCTIONAL BLOCK DIAGRAM POWER-ON RESET DAC INPUT REGISTER REGISTER . . DB 0 INTER- FACE LOGIC CS DAC INPUT REGISTER REGISTER WR A0 RESET CLR LDAC Pin No. Mnemonic Function Unbuffered reference input ...
Page 6
AD5332/AD5333/AD5342/AD5343 AD5333 FUNCTIONAL BLOCK DIAGRAM POWER-ON DAC RESET REGISTER BUF GAIN INPUT REGISTER INTER- FACE LOGIC CS INPUT REGISTER WR DAC A0 REGISTER RESET CLR LDAC Pin No. Mnemonic Function 1 GAIN Gain ...
Page 7
AD5342 FUNCTIONAL BLOCK DIAGRAM POWER-ON DAC RESET REGISTER INPUT REGISTER INTER- FACE LOGIC CS INPUT REGISTER WR DAC A0 REGISTER RESET CLR LDAC Pin No. Mnemonic Function 1 GAIN Gain Control Pin. This ...
Page 8
AD5332/AD5333/AD5342/AD5343 AD5343 FUNCTIONAL BLOCK DIAGRAM POWER-ON RESET HIGH BYTE REGISTER LOW BYTE DB REGISTER 0 HBEN INTER- HIGH BYTE CS FACE REGISTER LOGIC WR LOW BYTE REGISTER A0 RESET CLR LDAC Pin ...
Page 9
TERMINOLOGY RELATIVE ACCURACY For the DAC, Relative Accuracy or Integral Nonlinearity (INL measure of the maximum deviation, in LSBs, from a straight line passing through the actual endpoints of the DAC transfer function. Typical INL versus Code plot ...
Page 10
AD5332/AD5333/AD5342/AD5343 OFFSET ERROR DRIFT This is a measure of the change in Offset Error with changes in temperature expressed in (ppm of full-scale range)/°C. GAIN ERROR DRIFT This is a measure of the change in Gain Error with ...
Page 11
Typical Performance Characteristics– 1 0.5 0 –0.5 –1.0 50 100 150 200 250 0 CODE Figure 5. AD5332 Typical INL Plot 0 ...
Page 12
AD5332/AD5333/AD5342/AD5343 0 0 REF 0 GAIN ERROR –0.1 –0.2 –0.3 –0.4 OFFSET ERROR –0.5 –0 – Volts DD Figure 14. Offset Error and Gain ...
Page 13
100 150 200 250 300 350 400 I – Figure 23. I Histogram with and 0 ...
Page 14
AD5332/AD5333/AD5342/AD5343 Resistor String The resistor string section is shown in Figure 29 simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at what node on the string the voltage ...
Page 15
High-Byte Enable Input (HBEN) High-Byte Enable is a control input on the AD5343 only that determines if data is written to the high-byte input register or the low-byte input register. The low data byte of the AD5343 consists of data ...
Page 16
AD5332/AD5333/AD5342/AD5343 SUGGESTED DATABUS FORMATS In most applications GAIN and BUF are hard-wired. However, if more flexibility is required, they can be included in a databus. This enables you to software program GAIN, giving the option of doubling the resolution in ...
Page 17
Decoding Multiple AD5332/AD5333/AD5342/AD5343 The CS pin on these devices can be used in applications to decode a number of DACs. In this application, all DACs in the system receive the same data and WR pulses, but only the CS to ...
Page 18
AD5332/AD5333/AD5342/AD5343 Coarse and Fine Adjustment Using the AD5332/AD5333/ AD5342/AD5343 The DACs in the AD5332/AD5333/AD5342/AD5343 can be paired together to form a coarse and fine adjustment function, as shown in Figure 39. DAC A is used to provide the coarse adjustment ...
Page 19
Part No. Resolution DNL V SINGLES ± 0.25 AD5330 8 1 ± 0.5 AD5331 10 1 ± 1.0 AD5340 12 1 ± 1.0 AD5341 12 1 DUALS ± 0.25 AD5332 8 2 ± 0.5 AD5333 10 2 ± 1.0 AD5342 ...
Page 20
AD5332/AD5333/AD5342/AD5343 PIN 1 0.006 (0.15) 0.002 (0.05) SEATING PIN 1 0.006 (0.15) 0.002 (0.05) SEATING PIN 1 0.006 (0.15) 0.002 (0.05) SEATING PLANE OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 20-Lead Thin Shrink Small Outline Package TSSOP (RU-20) 0.260 ...