AD7781CRUZ Analog Devices Inc, AD7781CRUZ Datasheet

no-image

AD7781CRUZ

Manufacturer Part Number
AD7781CRUZ
Description
1CHANNEL L/POWER 20-BIT SD GAIN 128 IC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7781CRUZ

Design Resources
Weigh Scale Design Using AD7781 with Internal PGA (CN0108)
Number Of Bits
20
Data Interface
Serial, SPI™
Number Of Converters
1
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP (0.173", 4.40mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7781CRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7781CRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7781CRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
FEATURES
Pin-programmable filter response
Pin-programmable in-amp gain
Pin-programmable power-down and reset
Status function
Internal clock oscillator
Internal bridge power-down switch
Current
Simultaneous 50 Hz/60 Hz rejection
Power supply: 2.7 V to 5.25 V
−40°C to +105°C temperature range
Independent interface power supply
Packages
2-wire serial interface (read-only device)
APPLICATIONS
Weigh scales
Pressure measurement
Industrial process control
Portable instrumentation
GENERAL DESCRIPTION
The AD7781 is a complete, low power front-end solution for
bridge sensor products, including weigh scales, strain gages,
and pressure sensors. It contains a precision, low power, 20-bit
sigma-delta (Σ-Δ) ADC, an on-chip, low noise programmable
gain amplifier (PGA), and an on-chip oscillator.
Consuming only 330 μA, the AD7781 is particularly suitable for
portable or battery-operated products where very low power is
required. The AD7781 also has a power-down mode that allows
the user to switch off the power to the bridge sensor and power
down the AD7781 when not converting, thus increasing the
battery life of the product.
For ease of use, all the features of the AD7781 are controlled by
dedicated pins. Each time that a data read occurs, eight status bits
are appended to the 20-bit conversion. These status bits contain a
pattern sequence that can be used to confirm the validity of the
serial transfer.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
Update rate: 10 Hz or 16.7 Hz
115 μA typical (gain = 1)
330 μA typical (gain = 128)
14-lead, narrow body SOIC
16-lead TSSOP
SPI compatible
Schmitt trigger on SCLK
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
Table 1.
Parameter
Output Data Rate
RMS Noise
P-P Resolution
Settling Time
The on-chip PGA has a gain of 1 or 128, supporting a full-scale
differential input of ±5 V or ±39 mV. The device has two filter
response options. The filter response at the 16.7 Hz update rate
provides superior dynamic performance. The settling time is
120 ms at this update rate. At the 10 Hz update rate, the filter
response provides better than −45 dB of stop-band attenuation.
In load cell applications, this stop-band rejection is useful to
reject low frequency mechanical vibrations of the load cell. The
settling time is 300 ms at this update rate. Simultaneous 50 Hz/
60 Hz rejection occurs at both the 10 Hz and 16.7 Hz update rates.
The AD7781 operates with a power supply from 2.7 V to 5.25 V.
It is available in a narrow body, 14-lead SOIC package and in a
16-lead TSSOP package.
C Grade
B Grade
C Grade
B Grade
Low Power Sigma-Delta ADC
BPDSW
20-Bit, Pin-Programmable,
AIN(+)
AIN(–)
FUNCTIONAL BLOCK DIAGRAM
GND
AD7781
A
V
DD
10 Hz
44 nV
55 nV
17.6
17.3
300 ms
OR 128
GAIN
G = 1
©2009 Analog Devices, Inc. All rights reserved.
Gain = 128
Figure 1.
INTERNAL
REFIN(+)
16.7 Hz
65 nV
90 nV
17.1
16.6
120 ms
CLOCK
20-BIT Σ-Δ
ADC
REFIN(–)
10 Hz
2.4 μV
2.4 μV
18.8
18.8
300 ms
AD7781
www.analog.com
DOUT/RDY
SCLK
DV
FILTER
PDRST
Gain = 1
DD
16.7 Hz
2.7 μV
2.7 μV
18.7
18.7
120 ms

Related parts for AD7781CRUZ

AD7781CRUZ Summary of contents

Page 1

FEATURES Pin-programmable filter response Update rate 16.7 Hz Pin-programmable in-amp gain Pin-programmable power-down and reset Status function Internal clock oscillator Internal bridge power-down switch Current 115 μA typical (gain = 1) 330 μA typical (gain = 128) ...

Page 2

AD7781 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Timing Characteristics ................................................................ 5 Absolute Maximum Ratings ............................................................ 6 Thermal Resistance ...................................................................... 6 ESD ...

Page 3

SPECIFICATIONS REF DD Table 2. Parameter Min ADC CHANNEL Output Update Rate (f ) ADC 2 No Missing Codes 20 Resolution, Peak-to-Peak RMS Noise Integral Nonlinearity Offset ...

Page 4

AD7781 Parameter INTERNAL CLOCK Frequency 64 − 3% Duty Cycle LOGIC INPUTS 2 SCLK, FILTER, GAIN, PDRST Input Low Voltage, V INL Input High Voltage, V 1.8 INH 2.4 SCLK (Schmitt-Triggered Input) 2 Hysteresis Input Currents Input Capacitance LOGIC OUTPUT ...

Page 5

TIMING CHARACTERISTICS 5.25 V, GND = 0 V, Input Logic Input Logic Table 3. 1 Parameter Limit at T ...

Page 6

AD7781 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 4. Parameter AV to GND GND DD Analog Input Voltage to GND Reference Input Voltage to GND Digital Input Voltage to GND Digital Output Voltage ...

Page 7

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS SCLK 1 DOUT/RDY 2 NC AD7781 3 GAIN TOP VIEW 4 (Not to Scale) AIN(+) 5 AIN(–) 6 REFIN(+) CONNECT Figure 6. SOIC Pin Configuration Table 6. Pin Function Descriptions Pin ...

Page 8

AD7781 TYPICAL PERFORMANCE CHARACTERISTICS 524,294 524,293 524,292 524,291 524,290 524,289 524,288 524,287 524,286 0 200 400 600 SAMPLE Figure 8. C Grade Noise ( Update Rate = 16.7 Hz, Gain = 128) REF DD 500 400 300 ...

Page 9

SAMPLE Figure 14. Noise ( Update Rate = 10 Hz, Gain = 1) REF DD 800 600 400 200 0 524,274 524,275 CODE Figure 15. Noise Distribution Histogram (V ...

Page 10

AD7781 OUTPUT NOISE AND RESOLUTION Table 7 and Table 8 show the rms noise of the AD7781 for the two output data rates and gain settings when using and reference. These numbers are typical ...

Page 11

THEORY OF OPERATION The AD7781 is a low power ADC that incorporates a precision, 20-bit, Σ-Δ modulator; a PGA; and an on-chip digital filter intended for measuring wide dynamic range, low frequency signals. The part provides a complete front-end solution ...

Page 12

AD7781 POWER-DOWN/RESET (PDRST) The PDRST pin functions as a power-down pin and a reset pin. When PDRST is taken low, the AD7781 is powered down. The entire ADC is powered down (including the on-chip clock), the low-side power switch is ...

Page 13

DIGITAL INTERFACE The serial interface of the AD7781 consists of two signals: SCLK and DOUT/ RDY . SCLK is the serial clock input for the device, and data transfers occur with respect to the SCLK signal. The DOUT/ RDY pin ...

Page 14

AD7781 APPLICATIONS INFORMATION The AD7781 provides a low cost, high resolution analog-to- digital function. Because the analog-to-digital function is provided by a Σ-Δ architecture, the part is more immune to noisy environments, making it ideal for use in sensor measure- ...

Page 15

GROUNDING AND LAYOUT Because the analog input and reference input of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode reject- tion of the part removes common-mode noise on these inputs. ...

Page 16

... AD7781CRZ-REEL −40°C to +105°C 1 AD7781CRUZ −40°C to +105°C 1 AD7781CRUZ-REEL −40°C to +105° RoHS Compliant Part. ©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 8.75 (0.3445) 8.55 (0.3366) ...

Related keywords