AD9229ABCPZRL7-65 Analog Devices Inc, AD9229ABCPZRL7-65 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9229ABCPZRL7-65
Manufacturer Part Number
AD9229ABCPZRL7-65
Description
Quad 12-Bit 50/65 MSPS, 3V ADC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9229ABCPZRL7-50.pdf
(40 pages)
Specifications of AD9229ABCPZRL7-65
Number Of Bits
12
Sampling Rate (per Second)
65M
Data Interface
Serial
Number Of Converters
4
Power Dissipation (max)
1.47W
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN, CSP Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
SPECIFICATIONS
AVDD = 3.0 V, DRVDD = 3.0 V, maximum conversion rate, 2 V p-p differential input, 1.0 V internal reference, AIN = –0.5 dBFS, unless
otherwise noted.
Table 1.
Parameter
RESOLUTION
ACCURACY
TEMPERATURE DRIFT
REFERENCE
ANALOG INPUTS
POWER SUPPLY
CROSSTALK
1
2
3
4
Gain error and gain temperature coefficients are based on the ADC only, with a fixed 1.0 V external reference and a 2 V p-p differential analog input.
Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 4 for the equivalent analog input structure.
Power dissipation measured with rated encode and 2.4 MHz analog input at –0.5 dBFS.
Typical specification over the first Nyquist zone.
No Missing Codes
Offset Error
Offset Matching
Gain Error
Gain Matching
Differential Nonlinearity (DNL)
Integral Nonlinearity (INL)
Offset Error
Gain Error
Reference Voltage, VREF = 1 V
Output Voltage Error, VREF = 1 V
Load Regulation @ 1.0 mA, VREF = 1 V
Output Voltage Error, VREF = 0.5 V
Load Regulation @ 0.5 mA,
Input Resistance
Differential Input Voltage Range
Differential Input Voltage Range
Common Mode Voltage
Input Capacitance
Analog Bandwidth, Full Power
AVDD
DRVDD
IAVDD
DRVDD
Power Dissipation
Power-Down Dissipation
VREF = 0.5 V
VREF = 1 V
VREF = 0.5 V
4
1
1
1
3
2
Temperature
Full
Full
Full
Full
Full
25°C
Full
25°C
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test
Level
VI
VI
VI
VI
VI
V
VI
V
VI
V
V
V
VI
V
VI
V
V
VI
VI
V
V
V
IV
IV
VI
VI
VI
V
V
Rev. B | Page 3 of 40
Min
12
2.7
2.7
Typ
Guaranteed
±5
±5
±0.3
±0.2
±0.3
±0.3
±0.6
±0.6
±2
±12
±16
±10
3
±8
0.2
7
2
1
1.5
7
400
3.0
3.0
300
28
985
3
–95
AD9229-50
Max
±25
±25
±2.5
±1.5
±0.6
±1
±30
±17
3.6
3.6
330
31
1083
Min
12
2.7
2.7
Typ
Guaranteed
±5
±5
±0.3
±0.2
±0.3
±0.3
±0.4
±0.4
±3
±12
±16
±10
3
±8
0.2
7
2
1
1.5
7
400
3.0
3.0
420
29
1350
3
–95
AD9229-65
±17
Max
±25
±25
±2.5
±1.5
±0.7
±1
±30
3.6
3.6
455
33
1465
AD9229
Unit
Bits
mV
% FS
% FS
LSB
LSB
LSB
LSB
ppm/°C
ppm/°C
mV
mV
mV
mV
kΩ
V p-p
V p-p
V
pF
MHz
V
V
mA
mA
mW
dB
mV
ppm/°C
mW