AD9262BCPZRL7 Analog Devices Inc, AD9262BCPZRL7 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9262BCPZRL7
Manufacturer Part Number
AD9262BCPZRL7
Description
16 Bit Dual 2.5MHz Bandwidth ADC
Manufacturer
Analog Devices Inc
Datasheet
1.AD9262BCPZRL7.pdf
(32 pages)
Specifications of AD9262BCPZRL7
Design Resources
Interfacing ADL5382 to AD9262 as an RF-to-Bits Solution (CN0062)
Number Of Bits
16
Sampling Rate (per Second)
160M
Data Interface
Serial, SPI™
Number Of Converters
2
Power Dissipation (max)
640mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 8. Pin Function Descriptions
Pin No.
1
2
3 to 5, 9 to 21
6, 25, 43
7, 24, 42
8, 23, 41
22
26
27 to 40, 44, 45
46
47
48
49
50
51, 62
52, 55, 58, 61
53
54
56
57
59
60
63
64
65 (EPAD)
CLK−
CVDD
DGND
ORB
DCO
ORA
SDIO
SCLK
CSB
RESET
AGND
VIN+A
VIN−A
VREF
CFILT
VIN+B
VIN−B
CGND
CLK+
Exposed pad (EPAD)
Mnemonic
D0B to D15B
DVDD
DRVDD
D0A to D15A
AVDD
NOTES
1. THE EXPOSED PAD MUST BE SOLDERED TO THE GROUND PLANE FOR THE
LFCSP PACKAGE. SOLDERING THE EXPOSED PADDLE TO THE PCB
INCREASES THE RELIABILITY OF THE SOLDER JOINTS, MAXIMIZING
THE THERMAL CAPACITY OF THE PACKAGE.
DRVDD
DGND
CVDD
DVDD
CLK–
D10B
D0B
D1B
D2B
D3B
D4B
D5B
D6B
D7B
D8B
D9B
10
12
13
14
15
16
11
1
2
3
4
5
6
7
8
9
Description
Clock Input (−).
Clock Supply (1.8 V).
Channel B Data Output Pins. D0B is the LSB and D15B is the MSB.
Digital Supply (1.8 V).
Digital Ground.
Digital Output Driver Supply (1.8 V to 3.3 V).
Channel B Overrange Indicator.
Data Clock Output.
Channel A Data Output Pins. D0A is the LSB and D15A is the MSB.
Channel A Overrange Indicator.
Serial Port Interface Data Input/Output.
Serial Port Interface Clock.
Serial Port Interface Chip Select Active Low.
Chip Reset.
Analog Ground.
Analog Supply (1.8 V).
Channel A Analog Input (+).
Channel A Analog Input (−).
Voltage Reference Input.
Noise Limiting Filter Capacitor.
Channel B Analog Input (+).
Channel B Analog Input (−).
Clock Ground.
Clock Input (+).
Analog Ground. (Pin 65 is the exposed thermal pad on the bottom of the package.) The
exposed pad must be soldered to ground.
PIN 1
INDICATOR
Figure 3. Pin Configuration
Rev. A | Page 9 of 32
CMOS OUTPUTS
(Not to Scale)
AD9262
TOP VIEW
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
SCLK
SDIO
ORA
D15A
D14A
DVDD
DGND
DRVDD
D13A
D12A
D11A
D10A
D9A
D8A
D7A
D6A
AD9262