ADF4106BRUZ-RL Analog Devices Inc, ADF4106BRUZ-RL Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADF4106BRUZ-RL
Manufacturer Part Number
ADF4106BRUZ-RL
Description
IC,FREQUENCY SYNTHESIZER,CMOS,TSSOP,16PIN,PLASTIC
Manufacturer
Analog Devices Inc
Type
Clock/Frequency Synthesizer (RF)r
Datasheet
1.ADF4106BCPZ.pdf
(24 pages)
Specifications of ADF4106BRUZ-RL
Pll
Yes
Input
CMOS
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:1
Differential - Input:output
Yes/No
Frequency - Max
6GHz
Divider/multiplier
No/No
Voltage - Supply
2.7 V ~ 3.3 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
Frequency-max
6GHz
Number Of Elements
1
Supply Current
13mA
Pll Input Freq (min)
20MHz
Pll Input Freq (max)
6GHz
Operating Supply Voltage (typ)
3V
Operating Temp Range
-40C to 85C
Package Type
TSSOP
Output Frequency Range
Up to 325MHz
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.3V
Operating Temperature Classification
Industrial
Pin Count
16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADF4106EBZ1 - BOARD EVAL FOR ADF4106
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADF4106BRUZ-RL
Manufacturer:
LUCENT
Quantity:
31
Part Number:
ADF4106BRUZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADF4106
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and N counter
(N = BP + A) and produces an output proportional to the
phase and frequency difference between them. Figure 20 is a
simplified schematic. The PFD includes a programmable delay
element that controls the width of the antibacklash pulse. This
pulse ensures that there is no dead zone in the PFD transfer
function and minimizes phase noise and reference spurs. Two
bits in the reference counter latch, ABP2 and ABP1, control the
width of the pulse. See Table 7.
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4106 allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. Table 9 shows the full truth table. Figure 21 shows the
MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital lock detect and analog lock detect.
Digital lock detect is active high. When LDP in the R counter
latch is set to 0, digital lock detect is set high when the phase
error on three consecutive phase detector cycles is less than
15 ns. With LDP set to 1, five consecutive cycles of less than
15 ns are required to set the lock detect. It stays set high until a
phase error of greater than 25 ns is detected on any subsequent
PD cycle.
R DIVIDER
N DIVIDER
HI
HI
D2
D1
CLR2
CLR1
Figure 20. PFD Simplified Schematic
U1
U2
Q1
Q2
PROGRAMMABLE
UP
DOWN
ABP2
DELAY
ABP1
U3
CPGND
V
P
CHARGE
PUMP
Rev. C | Page 10 of 24
CP
The N-channel, open-drain, analog lock detect should be
operated with an external pull-up resistor of 10 kΩ nominal.
When lock is detected, this output is high with narrow, low-
going pulses.
ANALOG LOCK DETECT
INPUT SHIFT REGISTER
The ADF4106 digital section includes a 24-bit input shift
register, a 14-bit R counter, and a 19-bit N counter, comprising a
6-bit A counter and a 13-bit B counter. Data is clocked into the
24-bit shift register on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the shift register
to one of four latches on the rising edge of LE. The destination
latch is determined by the state of the two control bits (C2, C1)
in the shift register. These are the two LSBs, DB1 and DB0, as
shown in the timing diagram of Figure 2. The truth table for
these bits is shown in Table 5. Table 6 shows a summary of how
the latches are programmed.
Table 5. C1, C2 Truth Table
Control Bits
C2
0
0
1
1
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N COUNTER OUTPUT
C1
0
1
0
1
SDOUT
Data Latch
R Counter
N Counter (A and B)
Function Latch (Including Prescaler)
Initialization Latch
Figure 21. MUXOUT Circuit
MUX
CONTROL
DGND
DV
DD
MUXOUT