ADF4360-9BCPZRL7 Analog Devices Inc, ADF4360-9BCPZRL7 Datasheet - Page 11

• Manufacturer Part Number: ADF4360-9BCPZRL7
• Description: Synthesizer And VCO
• Manufacturer: Analog Devices Inc
• Type: Fanout Distribution, Integer N Synthesizer (RF)r

Specifications of ADF4360-9BCPZRL7

• Pll: Yes
• Input: CMOS
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 1:2
• Differential - Input:output: No/No
• Frequency - Max: 400MHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 24-LFCSP
• Frequency-max: 400MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ADF4360-9BCPZRL7TR

The truth table for these bits is shown in Table 5. Figure 22
shows a summary of how the latches are programmed. Note
that the test modes latch is used for factory testing and should
not be programmed by the user.
Table 5. C2 and C1 Truth Table
C2
0
0
1
1
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 18, to allow a wide frequency range
to be covered without a large VCO sensitivity (K
poor phase noise and spurious performance.
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated.
It is important that the correct write sequence be followed at
power-up. The correct write sequence is as follows:
1.
2.
3.
During band selection, which takes five PFD cycles, the VCO
V
connected to an internal reference voltage.
TUNE
R Counter Latch
Control Latch
N Counter Latch
is disconnected from the output of the loop filter and
Control Bits
C1
0
1
0
1
Data Latch
Control
R Counter
N Counter (B)
Test Modes
V
) and resultant
Rev. A | Page 11 of 24
The R counter output is used as the clock for the band select
logic and should not exceed 1 MHz. A programmable divider is
provided at the R counter input to allow division by 1, 2, 4, or 8
and is controlled by the BSC1 bit and the BSC2 bit in the R counter
latch. Where the required PFD frequency exceeds 1 MHz, the
divide ratio should be set to allow enough time for correct band
selection. For many applications, it is usually best to set this to 8.
After band selection, normal PLL action resumes. The value of
K
Choosing the Correct Inductance Value section). The ADF4360
family contains linearization circuitry to minimize any variation
of the product of I
The operating current in the VCO core is programmable in four
steps: 2.5 mA, 5 mA, 7.5 mA, and 10 mA. This is controlled by
the PC1 bit and the PC2 bit in the control latch.
It is strongly recommended that only the 5 mA setting be used.
However, in applications requiring a low VCO frequency, the
high temperature coefficient of some inductors may lead to the
VCO tuning voltage varying as temperature changes. The 7.5 mA
VCO core power setting shows less tuning voltage variation over
temperature in these applications and can be used, provided that
240 Ω resistors are used in parallel with Pin 9 and Pin 10, instead of
the default 470 Ω.
V
is determined by the value of the inductors used (see the
Figure 18. V
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
80
TUNE
85
CP
, ADF4360-9, L1 and L2 = 270 nH vs. Frequency
and K
90
V
FREQUENCY (MHz)
.
95
100
105
ADF4360-9
110
115