ADP2503CPZ-REDYKIT Analog Devices Inc, ADP2503CPZ-REDYKIT Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADP2503CPZ-REDYKIT
Manufacturer Part Number
ADP2503CPZ-REDYKIT
Description
Ready Kit 3.3,5.0 On Bds All Volt In Kit
Manufacturer
Analog Devices Inc
Series
Redykit™r
Specifications of ADP2503CPZ-REDYKIT
Main Purpose
DC/DC, Step Up or Down
Outputs And Type
1, Non-Isolated
Voltage - Output
3.3V, 5V
Current - Output
600mA
Voltage - Input
2.5 ~ 5.5 V
Regulator Topology
Buck-Boost
Frequency - Switching
2.5MHz
Board Type
Fully Populated
Utilized Ic / Part
ADP2503
Kit Application Type
Power Management
Application Sub Type
Low-Dropout Linear Regulator
Kit Contents
ADP2503-3.3-EVALZ & ADP2503-5-EVALZ Evaluation Board, 18 ADP2503 Samples In Labelled Bag
Silicon Manufacturer
Analog Devices
Silicon Core Number
ADP2503
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
EP
Mnemonic
VOUT
SW2
PGND
SW1
PVIN
EN
SYNC
VIN
AGND
FB
Exposed pad
Description
Output of the ADP2503/ADP2504. Connect the output capacitor between VOUT and PGND.
Power Switch 2 Connection. This is the internal connection to the input PMOS and NMOS switches. Connect
SW2 to the inductor with a short, wide track.
Power GND. Connect the input and output capacitors and the PGND pin to a PGND plane.
Power Switch 1 Connection. This is the internal connection to the output PMOS and NMOS switches. Connect
SW1 to the inductor with a short, wide track.
Power Input. This the input to the buck-boost power switches. Place a 10 μF capacitor between PVIN and
PGND as close as possible to the ADP2503/ADP2504.
Enable. Drive EN high to turn on the ADP2503/ADP2504. Bring EN low to put the part into shutdown mode.
The SYNC pin permits the ADP2503/ADP2504 to operate in three different modes.
Normal operation: with SYNC driven low, the ADP2503/ADP2504 operate at 2.5 MHz PWM mode for heavy
and medium loads, and moves to power save mode (PSM) mode for light loads.
Forced PWM operation: with SYNC driven high, the ADP2503/ADP2504 operate at fixed 2.5 MHz PWM mode
for all load conditions.
SYNC mode: to synchronize the ADP2503/ADP2504 switching to an external signal, drive this pin with a clock
between 2.2 MHz and 2.8 MHz. The SYNC signal must have on and off times greater than 160 ns.
Analog Power Supply. This is the supply for the ADP2503/ADP2504 internal circuitry.
Analog Ground.
Output Feedback. This is an input to the internal error amplifier and must be connected to VOUT on fixed
output versions; for the adjustable model, this is the voltage feedback.
Connect the exposed pad to PGND.
PGND
NOTES
1. CONNECT EXPOSED PAD TO PGND.
VOUT
PVIN
SW2
SW1
1
2
3
4
5
Figure 2. Pin Configuration
(Not to scale)
ADP2503/
Rev. A | Page 5 of 16
ADP2504
TOP VIEW
10 FB
9
8
7
6
AGND
VIN
SYNC
EN
ADP2503/ADP2504