ADUC7025BCPZ32-RL Analog Devices Inc, ADUC7025BCPZ32-RL Datasheet - Page 61
![IC,MICROCONTROLLER,16-BIT,ARM7 CPU,CMOS,LLCC,64PIN,PLASTIC](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
ADUC7025BCPZ32-RL
Manufacturer Part Number
ADUC7025BCPZ32-RL
Description
IC,MICROCONTROLLER,16-BIT,ARM7 CPU,CMOS,LLCC,64PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.USB-I2CLIN-CONV-Z.pdf
(96 pages)
Specifications of ADUC7025BCPZ32-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
44MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
PLA, PWM, PSM, Temp Sensor, WDT
Number Of I /o
30
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 12x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
64-LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Output Control Unit
The operation of the output control unit is controlled by the
9-bit read/write PWMEN register. This register controls two
distinct features of the output control unit that are directly
useful in the control of electronic counter measures (ECM) or
binary decimal counter measures (BDCM). The PWMEN
register contains three crossover bits, one for each pair of PWM
outputs. Setting Bit 8 of the PWMEN register enables the
crossover mode for the 0H/0L pair of PWM signals, setting
Bit 7 enables crossover on the 1H/1L pair of PWM signals, and
setting Bit 6 enables crossover on the 2H/2L pair of PWM
signals. If crossover mode is enabled for any pair of PWM
signals, the high-side PWM signal from the timing unit (0H, for
example) is diverted to the associated low-side output of the
output control unit so that the signal ultimately appears at the
PWM0
the timing unit is also diverted to the complementary high-side
output of the output control unit so that the signal appears at
the PWM0
cleared, and the crossover mode is disabled on all three pairs of
PWM signals. The PWMEN register also contains six bits (Bit 0
to Bit 5) that can be used to individually enable or disable each
of the six PWM outputs. If the associated bit of the PWMEN
register is set, the corresponding PWM output is disabled
regardless of the corresponding value of the duty cycle register.
This PWM output signal remains in the off state as long as the
corresponding enable/disable bit of the PWMEN register is set.
The implementation of this output enable function is imple-
mented after the crossover function.
Following a reset, all six enable bits of the PWMEN register are
cleared, and all PWM outputs are enabled by default. In a manner
identical to the duty cycle registers, the PWMEN is latched on
the rising edge of the PWMSYNC signal. As a result, changes to
this register become effective only at the start of each PWM cycle
in single update mode. In double update mode, the PWMEN
register can also be updated at the midpoint of the PWM cycle.
In the control of an ECM, only two inverter legs are switched at
any time, and often the high-side device in one leg must be
switched on at the same time as the low-side driver in a second
leg. Therefore, by programming identical duty cycle values for
two PWM channels (for example, PWMCH0 = PWMCH1) and
setting Bit 7 of the PWMEN register to cross over the 1H/1L
pair of PWM signals, it is possible to turn on the high-side
switch of Phase A and the low-side switch of Phase B at the
same time. In the control of ECM, it is usual for the third
inverter leg (Phase C in this example) to be disabled for a
number of PWM cycles. This function is implemented by
disabling both the 2H and 2L PWM outputs by setting Bit 0
and Bit 1 of the PWMEN register.
This situation is illustrated in Figure 61, where it can be seen
that both the 0H and 1L signals are identical because
PWMCH0 = PWMCH1 and the crossover bit for Phase B is set.
L
pin. Of course, the corresponding low-side output of
H
pin. Following a reset, the three crossover bits are
Rev. C | Page 61 of 96
In addition, the other four signals (0L, 1H, 2H, and 2L) have
been disabled by setting the appropriate enable/disable bits of
the PWMEN register. In Figure 61, the appropriate value for
the PWMEN register is 0x00A7. In normal ECM operation,
each inverter leg is disabled for certain periods of time to
change the PWMEN register based on the position of the rotor
shaft (motor commutation).
Gate Drive Unit
The gate drive unit of the PWM controller adds features that
simplify the design of isolated gate-drive circuits for PWM
inverters. If a transformer-coupled, power device, gate-drive
amplifier is used, the active PWM signal must be chopped at a
high frequency. The 16-bit read/write PWMCFG register
programs this high frequency chopping mode. The chopped
active PWM signals can be required for the high-side drivers
only, the low-side drivers only, or both the high-side and low-
side switches. Therefore, independent control of this mode for
both high-side and low-side switches is included with two
separate control bits in the PWMCFG register.
Typical PWM output signals with high frequency chopping
enabled on both high-side and low-side signals are shown in
Figure 62. Chopping of the high-side PWM outputs (0H, 1H,
and 2H) is enabled by setting Bit 8 of the PWMCFG register.
Chopping of the low-side PWM outputs (0L, 1L, and 2L) is
enabled by setting Bit 9 of the PWMCFG register. The high
chopping frequency is controlled by the 8-bit word (GDCLK)
placed in Bit 0 to Bit 7 of the PWMCFG register. The period of
this high frequency carrier is
The chopping frequency is, therefore, an integral subdivision of
the MicroConverter core frequency
ADuC7019/20/21/22/24/25/26/27/28/29
t
f
0H
1H
2H
0L
1L
2L
CHOP
CHOP
Figure 61. Active Low PWM Signals Suitable for ECM Control,
PWMCH0 = PWMCH1, Crossover 1H/1L Pair and Disable
= f
2 × PWMDAT1
= (4 × (GDCLK + 1)) × t
0L, 1H, 2H, and 2L Outputs in Single Update Mode.
CORE
PWMDAT0
/(4 × (GDCLK + 1))
PWMCH0 =
PWMCH1
PWMCH0 =
PWMCH1
CORE
PWMDAT0
2 × PWMDAT1