AM29F002BT-90JC Spansion Inc., AM29F002BT-90JC Datasheet - Page 21
![Flash Memory IC](/photos/19/5/190510/4435482_sml.jpg)
AM29F002BT-90JC
Manufacturer Part Number
AM29F002BT-90JC
Description
Flash Memory IC
Manufacturer
Spansion Inc.
Datasheet
1.AM29F002BT-90JC.pdf
(42 pages)
Specifications of AM29F002BT-90JC
Memory Size
2Mbit
Memory Configuration
256K X 8
Ic Interface Type
Parallel
Access Time
90ns
Memory Case Style
PLCC
No. Of Pins
32
Operating Temperature Range
0°C To +70°C
Termination Type
SMD
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM29F002BT-90JC
Manufacturer:
ROHM
Quantity:
6 221
The DQ5 failure condition may appear if the system
tries to program a “1” to a location that is previously pro-
grammed to “0.” Only an erase operation can change
a “0” back to a “1.” Under this condition, the device
halts the operation, and when the operation has
exceeded the timing limits, DQ5 produces a “1.”
Under both these conditions, the system must issue the
reset command to return the device to reading array
data.
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not an
erase operation has begun. (The sector erase timer
does not apply to the chip erase command.) If addi-
tional sectors are selected for erasure, the entire time-
out also applies after each additional sector erase com-
mand. When the time-out is complete, DQ3 switches
from “0” to “1.” The system may ignore DQ3 if the
system can guarantee that the time between additional
sector erase commands will always be less than 50 μs.
See also the “Sector Erase Command Sequence”
section.
After the sector erase command sequence is written,
the system should read the status on DQ7 (Data#
Polling) or DQ6 (Toggle Bit I) to ensure the device has
accepted the command sequence, and then read DQ3.
If DQ3 is “1”, the internally controlled erase cycle has
begun; all further commands (other than Erase Sus-
pend) are ignored until the erase operation is complete.
If DQ3 is “0”, the device will accept additional sector
erase commands. To ensure the command has been
accepted, the system software should check the status
of DQ3 prior to and following each subsequent sector
erase command. If DQ3 is high on the second status
check, the last command might not have been
accepted. Table 6 shows the outputs for DQ3.
November 1, 2006 21527D5
Am29F002B/Am29F002NB
D A T A
S H E E T
Notes:
1. Read toggle bit twice to determine whether or not it is
2. Recheck toggle bit because it may stop toggling as DQ5
toggling. See text.
changes to “1”. See text.
No
Figure 5. Toggle Bit Algorithm
Complete, Write
Reset Command
Read DQ7–DQ0
Read DQ7–DQ0
Read DQ7–DQ0
Program/Erase
Operation Not
Toggle Bit
Toggle Bit
= Toggle?
DQ5 = 1?
= Toggle?
START
Twice
Yes
Yes
Yes
(Notes
1, 2)
(Note 1)
Operation Complete
No
No
Program/Erase
19