CS53L21-CNZR Cirrus Logic Inc, CS53L21-CNZR Datasheet - Page 29

• Manufacturer Part Number: CS53L21-CNZR
• Description: IC Lw-Power Stereo Analog-to-Digital ADC
• Manufacturer: Cirrus Logic Inc

Specifications of CS53L21-CNZR

• Number Of Bits: 24
• Sampling Rate (per Second): 100k
• Data Interface: Serial
• Number Of Converters: 2
• Power Dissipation (max): 30mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -10°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 32-QFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1550 - BOARD EVAL FOR CS53L21 ADC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

DS700PP1
4.5
Serial Port Clocking
The A/D serial audio interface port operates either as a slave or master. It accepts externally generated
clocks in slave mode and will generate synchronous clocks derived from an input master clock (MCLK) in
master mode.
The frequency of the MCLK must be an integer multiple of, and synchronous with, the system sample rate,
Fs. The LRCK frequency is equal to Fs, the frequency at which audio samples for each channel are clocked
into or out of the device.
The SPEED and MCLKDIV2 software control bits or the SDOUT/(M/S) and MCLKDIV2 stand-alone control
pins, configure the device to generate the proper clocks in Master Mode and receive the proper clocks in
Slave Mode. The value on the SDOUT pin is latched immediately after powering up in Hardware Mode.
Hardware
Software
Control:
Control:
“MIC Power Control & Speed Control (Address 03h)” on page
(Address 09h)” on page
“SDOUT, M/S” pin 29
“MCLKDIV2” pin 2
Pin
48.
47 kΩ Pull-down
47 kΩ Pull-up
Setting
LO
HI
Slave
Master
No Divide
MCLK is divided by 2 prior
to all internal circuitry.
41,
“SPE Control
Selection
CS53L21
29