CY8C20121-SX1IT Cypress Semiconductor Corp, CY8C20121-SX1IT Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY8C20121-SX1IT
Manufacturer Part Number
CY8C20121-SX1IT
Description
CY8C20121-SX1IT
Manufacturer
Cypress Semiconductor Corp
Series
CapSense Express™ CY8C20xxxr
Datasheet
1.CY8C20111-SX1I.pdf
(43 pages)
Specifications of CY8C20121-SX1IT
Controller Type
Capacitive Sensing Controller
Interface
I²C
Voltage - Supply
2.4 V ~ 5.25 V
Current - Supply
1.5mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Package Type
SOIC
Mounting
Surface Mount
Pin Count
8
Processor Series
CY8C201xx
Core
M8C
Program Memory Type
Flash
Interface Type
I2C
Operating Supply Voltage
2.4 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
CY3218-CAPEXP1
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
8.1 OUTPUT_STATUS
OUTPUT_STATUS: 00h
The Output Status register represents the actual logical levels on the output pins.
8.2 OUTPUT_PORT
OUTPUT_PORT: 04h
This register is used to write data to DIG output port. Pins defined as output of combinational logic (in OP_SEL_x register) cannot be
changed using this register.
8.3 CS_ENABLE
CS_ENABLE: 07h
(
Document Number: 001-53516 Rev. *E
Bit
1:0
Bit
1:0
Writable only in Setup mode)
Access: FD
Access: FD
Access: FD
Access: FD
Access: FD
Access: FD
1 Button
Bit Name
2 Button
Bit Name
1 Button
Bit Name
2 Button
Bit Name
1 Button
Bit Name
2 Button
Bit Name
Output Status Register
Output Port Register
Select CapSense Input Register
Name
STS [1:0]
Name
DIG [1:0]
7
7
7
7
7
7
6
6
6
6
6
6
5
5
5
5
5
5
Description
Used to represent the output status
0
1
Description
A bit set in this register sets the logic level of the output.
0
1
4
4
4
4
4
4
Output low
Output high
Logic ‘0’
Logic ‘1’
3
3
3
3
3
3
2
2
2
2
2
2
CY8C20111, CY8C20121
1
1
1
1
1
1
STS[1:0]
DIG[1:0]
CS[1:0]
RW:03
W:03
R:03
STS[0]
DIG[0]
RW:01
CS[0]
W:01
R:01
0
0
0
0
0
0
Page 10 of 43
[+] Feedback