EP20K200EQC240-1X Altera, EP20K200EQC240-1X Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP20K200EQC240-1X
Manufacturer Part Number
EP20K200EQC240-1X
Description
APEX 20KE
Manufacturer
Altera
Datasheet
1.EP20K200EQC240-1X.pdf
(117 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP20K200EQC240-1X
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
EP20K200EQC240-1X
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
APEX 20K Programmable Logic Device Family Data Sheet
Figure 22. ESB in Single-Port Mode
Notes to
(1)
(2)
34
All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
APEX 20KE devices have four dedicated clocks.
Figure
address[ ]
outclock
outclken
inclken
inclock
data[ ]
wren
Dedicated Clocks
22:
(2)
2 or 4
Dedicated Inputs &
Global Signals
4
Content-Addressable Memory
In APEX 20KE devices, the ESB can implement CAM. CAM can be
thought of as the inverse of RAM. When read, RAM outputs the data for
a given address. Conversely, CAM outputs an address for a given data
word. For example, if the data FA12 is stored in address 14, the CAM
outputs 14 when FA12 is driven into it.
CAM is used for high-speed search operations. When searching for data
within a RAM block, the search is performed serially. Thus, finding a
particular data word can take many cycles. CAM searches all addresses in
parallel and outputs the address storing a particular word. When a match
is found, a match flag is set high.
diagram.
Note (1)
D
ENA
D
ENA
Q
Q
D
ENA
Generator
Pulse
Write
Q
Figure 23
Data In
Address
Write Enable
RAM/ROM
shows the CAM block
1,024 × 2
2,048 × 1
Data Out
128 × 16
256 × 8
512 × 4
D
ENA
Altera Corporation
Q
to MegaLAB,
FastTrack &
Local
Interconnect