EVAL-AD5282EBZ Analog Devices Inc, EVAL-AD5282EBZ Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD5282EBZ
Manufacturer Part Number
EVAL-AD5282EBZ
Description
Dual 8-Bit I2C Dig POT
Manufacturer
Analog Devices Inc
Datasheet
1.AD5280BRUZ50.pdf
(28 pages)
Specifications of EVAL-AD5282EBZ
Main Purpose
Digital Potentiometer
Embedded
No
Utilized Ic / Part
AD5282
Primary Attributes
2 Channel, 256 Position
Secondary Attributes
I²C Interface
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to design a layout with compact, minimum
lead lengths. The leads to the input should be as direct as possible
with a minimum conductor length. Ground paths should have
low resistance and low inductance.
Similarly, it is also a good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to
the device should be bypassed with 0.01 μF to 0.1 μF disc or
chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or
electrolytic capacitors should also be applied at the supplies to
minimize any transient disturbance and filter low frequency
ripple (see Figure 54). Notice that the digital ground should also
be joined remotely to the analog ground at one point to
minimize digital ground bounce.
Rev. C | Page 19 of 28
V
V
DD
SS
10µF
10µF
C3
C4
Figure 54. Power Supply Bypassing
+
+
0.1µF
0.1µF
C1
C2
AD5280/AD5282
V
AD5280/
V
AD5282
DD
SS
GND