AD9866BCP Analog Devices Inc, AD9866BCP Datasheet - Page 5
![IC FRONT-END MIXED-SGNL 64-LFCSP](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9866BCP
Manufacturer Part Number
AD9866BCP
Description
IC FRONT-END MIXED-SGNL 64-LFCSP
Manufacturer
Analog Devices Inc
Datasheet
1.AD9866-EB.pdf
(48 pages)
Specifications of AD9866BCP
Rohs Status
RoHS non-compliant
Rf Type
HPNA, VDSL
Features
12-bit ADC(s), 12-bit DAC(s)
Package / Case
64-VFQFN, CSP Exposed Pad
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3/3.135V
Operating Supply Voltage (max)
3.6/3.465V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Package Type
LFCSP
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9866BCP
Manufacturer:
ADI
Quantity:
329
Part Number:
AD9866BCP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9866BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9866BCPZRL
Manufacturer:
SAMSUNG
Quantity:
2 100
Parameter
Rx PATH COMPOSITE AC PERFORMANCE @ f
Rx PATH COMPOSITE AC PERFORMANCE @ f
Rx-to-Tx PATH FULL-DUPLEX ISOLATION
(1 V p-p, 10 MHz Sine Wave Tx Output)
1
2
3
POWER SUPPLY SPECIFICATIONS
AVDD = 3.3 V, DVDD = CLKVDD = DRVDD = 3.3 V; R
Table 3.
Parameter
SUPPLY VOLTAGES
POWER CONSUMPTION
POWER CONSUMPTION (Half-Duplex Operation with f
Includes RxPGA, ADC pipeline, and ADIO bus delay relative to f
f
f
IN
IN
RxPGA Gain = 48 dB (Full-Scale = 8.0 mV p-p)
RxPGA Gain = 24 dB (Full-Scale = 126 mV p-p)
RxPGA Gain = 0 dB (Full-Scale = 2.0 V p-p)
RxPGA Gain = 48 dB (Full-Scale = 8.0 m V p-p)
RxPGA Gain = 24 dB (Full-Scale = 126 m V p-p)
RxPGA Gain = 0 dB (Full-Scale = 2.0 V p-p)
RxPGA Gain = 40 dB
RxPGA Gain = 0 dB
AVDD
CLKVDD
DVDD
DRVDD
IS_TOTAL (Total Supply Current)
I
I
Tx Mode
AVDD
DVDD
= 5 MHz, AIN = −1.0 dBFS , LPF cutoff frequency set to 15.5 MHz with Reg. 0x08 = 0x80.
= 5 MHz, AIN = −1.0 dBFS , LPF cutoff frequency set to 26 MHz with Reg. 0x08 = 0x80.
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
IOUTP± Pins to RX± Pins
IOUTG± Pins to RX± Pins
IOUTP± Pins to RX± Pins
IOUTG± Pins to RX± Pins
I
I
AVDD
DVDD
+ I
+ I
CLKVDD
+ I
DRVDD
+ I
CLKVDD
DRVDD
(Digital Supply Current)
(Analog Supply Current)
ADC
ADC
= 50 MSPS
= 80 MSPS
ADC
DATA
.
2
3
= 50 MSPS)
SET
= 2 kΩ, full-duplex operation with f
Rev. A | Page 5 of 48
1
Temp
25°C
25°C
25°C
25°C
Full
Full
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
Temp
Full
Full
Full
Full
Full
Full
25°C
25°C
Test Level
III
III
III
III
IV
IV
III
III
III
III
II
II
III
III
III
III
Test Level
V
V
V
V
II
IV
IV
IV
IV
DATA
Min
61.1
= 80 MSPS,
Min
3.135
3.0
3.0
3.0
Typ
43.7
−71
63.1
−67.2
64.3
−67.3
41.8
−67
58.6
−62.9
62.9
−70.8
83
37
123
77
Typ
3.3
3.3
3.3
3.3
406
311
95
112
46
1
unless otherwise noted.
Max
−60.8
342
130
49.5
Max
3.465
3.6
3.6
3.6
475
133
AD9866
Unit
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
Unit
V
V
V
V
mA
mA
mA
mA
mA