VV6501C001 STMicroelectronics, VV6501C001 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
VV6501C001
Manufacturer Part Number
VV6501C001
Description
IC SENSOR COLOR VGA CMOS 36CLCC
Manufacturer
STMicroelectronics
Type
CMOS Imagingr
Datasheet
1.VV6501C001.pdf
(60 pages)
Specifications of VV6501C001
Pixel Size
5.6µm x 5.6µm
Active Pixel Array
640H x 480V
Frames Per Second
30
Voltage - Supply
3V, 5V
Package / Case
36-CLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-3883
VV6501C001
VV6501C001
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
VV6501C001
Manufacturer:
UDT
Quantity:
1 000
VV6501
3.1.4
3.1.5
Digital data bus: D[4:0]
Sensor data may be either 8 or 10 bits per pixel and is transmitted as follows:
In 5-wire mode, the embedded control codes occupy only the most significant 8-bits, the least
significant 2-bits are always zero.
Output tri-state using SIF
Register 23 bit[5] can be used to tri-state all 5 data lines, QCK and FST.
Output pad drive strength
The data and QCK output pads are tri-stateable with 4 mA drive.
Data qualification clock (QCK)
A data qualification clock (QCK) is available and complements the embedded control sequences.
This clock runs continuously when enabled and consists of:
5-wire output mode
4-wire output mode
10-bit data: A pair of 5-bit nibbles, most significant nibble first, on 5 wires.
8-bit data: A pair of 4-bit nibbles, most significant nibble first, on 4 wires.
Fast QCK: the falling edge of the clock qualifies every 5 or 4-bit data blocks that constitute a
pixel value.
Slow QCK: the rising edge qualifies 1st, 3rd, 5th, etc. blocks of data that constitute a pixel
value while the falling edge qualifies the 2nd, 4th, 6th etc. blocks of data. For example in 4-wire
mode, the rising edge of the clock qualifies the most significant nibbles while the falling edge of
the clock qualifies the least significant nibbles.
QCK (slow)
QCK (fast)
D[4:0]
<
D
MSB
4
D
,D
3
Figure 6: Digital data output modes
,D
3
>
,D
2
,D
2
,D
1
,D
1
,D
0
<
0
LSB
Figure 7: QCK modes
>
D
<
9
D
MSB
,D
7
,D
8
,D
6
>
,D
7
,D
5
,D
10-bit pixel data
6
8-bit pixel data
,D
4
5
<
LSB
>
D
4
D
<
,D
3
MSB
,D
3
,D
2
,D
2
,D
>
1
,D
1
,D
0
0
<
LSB
Functional Description
>
D
9
D
,D
7
,D
8
,D
6
,D
7
,D
5
,D
6
,D
4
5
11/60