MC100EP195FA ON Semiconductor, MC100EP195FA Datasheet
![Delay Lines / Timing Elements 3.3V/5V ECL](/photos/27/13/271319/lqfp32_sml.jpg)
MC100EP195FA
Specifications of MC100EP195FA
Available stocks
Related parts for MC100EP195FA
MC100EP195FA Summary of contents
Page 1
MC10EP195, MC100EP195 3.3V ECL Programmable Delay Chip The MC10/100EP195 is a Programmable Delay Chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable ...
Page 2
D10 3 MC10EP195 IN 4 MC100EP195 Figure 1. 32−Lead LQFP Pinout (Top View) 32 ...
Page 3
Table 1. PIN DESCRIPTION Pin Name I/O 23, 25, 26, 27, D[0:9] LVCMOS, LVTTL, 29, 30, 31, 32, ECL Input D[10] LVCMOS, LVTTL, ECL Input 4 IN ECL Input 5 IN ECL Input 6 V − BB ...
Page 4
Table 2. CONTROL PIN Pin State EN LOW (Note 3) HIGH LEN LOW (Note 3) HIGH SETMIN LOW (Note 3) HIGH SETMAX LOW (Note 3) HIGH D10 LOW (Note 3) HIGH 3. Internal pulldown resistor will provide a logic LOW ...
Page 5
Figure 3. Logic Diagram http://onsemi.com 5 ...
Page 6
Table 6. THEORETICAL DELAY VALUES D(9:0) Value XXXXXXXXXX 0000000000 0000000001 0000000010 0000000011 0000000100 0000000101 0000000110 0000000111 0000001000 0000010000 0000100000 0001000000 0010000000 0100000000 1000000000 1111111111 XXXXXXXXXX *Fixed minimum delay not included. SETMIN SETMAX ...
Page 7
−3.3 V 8000.0 EE 7000.0 6000.0 5000.0 4000.0 3000.0 2000.0 1000.0 0.0 0.0 100.0 Table 7. MAXIMUM RATINGS Symbol Parameter V Positive Mode Power Supply CC V ...
Page 8
Table 8. 10EP DC CHARACTERISTICS, PECL Symbol Characteristic I Negative Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended) IL ...
Page 9
Table 9. 10EP DC CHARACTERISTICS, NECL Symbol Characteristic I Negative Power Supply Current EE V Output HIGH Voltage (Note 11 Output LOW Voltage (Note 11 Input HIGH Voltage (Single−Ended) IH LVNECL V Input LOW Voltage (Single−Ended) ...
Page 10
Table 10. 100EP DC CHARACTERISTICS, PECL Symbol Characteristic I Negative Power Supply Current EE V Output HIGH Voltage (Note 14 Output LOW Voltage (Note 14 Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended) IL ...
Page 11
Table 11. 100EP DC CHARACTERISTICS, NECL Symbol Characteristic I Negative Power Supply Current EE (Note 17) V Output HIGH Voltage (Note 18 Output LOW Voltage (Note 18 Input HIGH Voltage (Single−Ended Input LOW Voltage ...
Page 12
Table 12. AC CHARACTERISTICS Symbol Characteristic f Maximum Frequency max t Propagation Delay PLH D(0−10 PHL D(0−10) = 1023 D(0−10 CASCADE t Programmable Range ...
Page 13
Cascading Multiple EP195s To increase the programmable range of the EP195, internal cascade circuitry has been included. This circuitry allows for the cascading of multiple EP195s without the need for any external gating. Furthermore, this capability requires only one more ...
Page 14
An expansion of the latch section of the block diagram is pictured in Figure 7. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D10 of chip #1 in Figure 6 is LOW this ...
Page 15
Table 13. Delay Value of Two EP195 Cascaded VARIABLE INPUT TO CHIP #1 AND SETMIN FOR CHIP #2 INPUT FOR CHIP #1 D10 ...
Page 16
Multi−Channel Deskewing The most practical application for EP195 is in multiple channel delay matching. Slight differences in impedance and cable length can create large timing skews within a high−speed system. To deskew multiple signal channels, each channel can Digital Data ...
Page 17
... Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC10EP195FA MC10EP195FAG MC10EP195FAR2 MC10EP195FAR2G MC10EP195MNG MC10EP195MNR4G MC100EP195FA MC100EP195FAG MC100EP195FAR2 MC100EP195FAR2G MC100EP195MNG MC100EP195MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/ ...
Page 18
Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ...
Page 19
−T− DETAIL −Z− −AB− −AC− SEATING PLANE 0.10 (0.004) AC NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE ...
Page 20
... X 0.28 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81− ...