DS26504LN Maxim Integrated Products, DS26504LN Datasheet - Page 82

no-image

DS26504LN

Manufacturer Part Number
DS26504LN
Description
Network Controller & Processor ICs T1-E1-J1-64kHz Compo 4kHz Composite Clock
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS26504LN

Product
Framer
Number Of Transceivers
1
Data Rate
44.736 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
150 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Package / Case
LQFP-64

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26504LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26504LN+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26504LNB2+
Manufacturer:
Maxim Integrated
Quantity:
10 000
13.2.2 Receive G.703 Section 13 Synchronization Signal
The DS26504 can receive a 2.048MHz square-wave synchronization clock as specified in Section 13 of
ITU G.703. To use the DS26504 in this mode, set the mode configuration bits in the Mode Configuration
Register (MCREG).
13.2.3 Monitor Mode
Monitor applications in both E1 and T1 require various flat-gain settings for the receive-side circuitry.
The DS26504 can be programmed to support these applications via the monitor mode control bits MM1
and MM0 in the LIC3 register.
Figure 13-2. Typical Monitor Application
13.3 LIU Transmitter
The DS26504 uses a phase-lock loop along with a precision digital-to-analog converter (DAC) to create
the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS26504 meet
the latest ETSI, ITU, ANSI, and AT&T specifications. The waveform that is to be generated is set by the
transmit mode bits (TMODE[3:0]) in the MCREG register, as well as the L2/L1/L0 bits in register LIC1
if applicable.
ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs
require an accuracy of ±32ppm for T1 interfaces. The transmit clock can be sourced from the recovered
clock (RCLK), the pre-scaled MCLK, the TCLK pin, or the TX PLL. See the TX PLL clock mux
diagram in
(less than 0.005UI
transmit clock source. Also, the waveforms created are independent of the duty cycle of TCLK. The
transmitter in the DS26504 couples to the transmit twisted pair (or coaxial cable in some applications) via
a 1:2 step-up transformer. For the device to create the proper waveforms, the transformer used must meet
the specifications listed in
termination.
T1/E1 LINE
Figure
Rm
3-3. Due to the nature of the design of the transmitter in the DS26504, very little jitter
P-P
broadband from 10Hz to 100kHz) is added to the jitter present on the selected
MONITOR
PORT JACK
Table
Rm
13-3. The DS26504 has the option of using software-selectable transmit
PRIMARY
T1/E1 TERMINATING
DEVICE
82 of 129
X
F
M
R
SECONDARY T1/E1
TERMINATING
DEVICE
Rt
DS26504

Related parts for DS26504LN