RFD16N05SM9A Fairchild Semiconductor, RFD16N05SM9A Datasheet
![MOSFET N-CH 50V 16A TO-252AA](/photos/5/57/55726/rfd16n05sm9a_sml.jpg)
RFD16N05SM9A
Specifications of RFD16N05SM9A
Available stocks
Related parts for RFD16N05SM9A
RFD16N05SM9A Summary of contents
Page 1
... PART NUMBER PACKAGE RFD16N05 TO-251AA RFD16N05SM TO-252AA NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-252AA variant in the tape and reel, i.e., RFD16N05SM9A. Packaging JEDEC TO-251AA DRAIN (FLANGE) ©2003 Fairchild Semiconductor Corporation November 2003 Features • ...
Page 2
... Diode Reverse Recovery Time NOTES: 2. Pulse test: pulse width 250 s, duty cycle 2%. 3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3) and Peak Current Capability Curve (Figure 5). ©2003 Fairchild Semiconductor Corporation Unless Otherwise Specified C J, ...
Page 3
... FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE 100 10 OPERATION IN THIS AREA MAY BE LIMITED BY r DS(ON) V DSS(MAX DRAIN TO SOURCE VOLTAGE (V) DS FIGURE 4. FORWARD BIAS SAFE OPERATING AREA ©2003 Fairchild Semiconductor Corporation Unless Otherwise Specified 125 150 175 FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT ...
Page 4
... DUTY CYCLE = 0.5% MAX GATE TO SOURCE VOLTAGE (V) GS FIGURE 8. TRANSFER CHARACTERISTICS 2 250 1.5 1.0 0.5 0 -80 - JUNCTION TEMPERATURE ( J FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE ©2003 Fairchild Semiconductor Corporation Unless Otherwise Specified (Continued STARTING +1] DSS 175 FIGURE 9. NORMALIZED DRAIN TO SOURCE ON 120 200 160 ...
Page 5
... DRAIN TO SOURCE VOLTAGE (V) DS FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE Test Circuits and Waveforms VARY t TO OBTAIN P R REQUIRED PEAK FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. SWITCHING TIME TEST CIRCUIT ©2003 Fairchild Semiconductor Corporation Unless Otherwise Specified (Continued 0V 1MHz ISS RSS GD 37 OSS DS GS 12.5 15 ...
Page 6
... Test Circuits and Waveforms G(REF) FIGURE 18. GATE CHARGE TEST CIRCUIT ©2003 Fairchild Semiconductor Corporation (Continued DUT G(REF g(TOT g(10 10V GS Q g(TH) FIGURE 19. GATE CHARGE WAVEFORM RFD16N05, RFD16N05SM Rev 20V GS ...
Page 7
... S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 5.56 VOFF= 0.56) .ENDS NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; written by William J. Hepp and C. Frank Wheatley. ©2003 Fairchild Semiconductor Corporation DPLCAP 10 RSCL2 ...
Page 8
... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ACEx™ FACT Quiet Series™ ActiveArray™ FAST Bottomless™ FASTr™ CoolFET™ FRFET™ CROSSVOLT™ ...