TDA9109 STMicroelectronics, TDA9109 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
TDA9109
Manufacturer Part Number
TDA9109
Description
Multimedia Misc DISC BY STM 11/99
Manufacturer
STMicroelectronics
Type
Low Cost Deflection Processorr
Datasheet
1.TDA9109.pdf
(30 pages)
Specifications of TDA9109
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
Through Hole
Package / Case
SPDIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TDA9109
Manufacturer:
SAMSUNG
Quantity:
369
Part Number:
TDA9109
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
TDA9109-3
Manufacturer:
ST
Quantity:
6 266
Company:
Part Number:
TDA9109-4
Manufacturer:
SGS
Quantity:
6 219
Company:
Part Number:
TDA9109/N
Manufacturer:
PHI
Quantity:
6 218
TDA9109/S
ABSOLUTE MAXIMUM RATINGS
THERMAL DATA
SYNC PROCESSOR
Operating Conditions (V
Electrical Characteristics (V
Note 1 : T
I
Electrical Characteristics (V
I
Note 2 : See also I
6/30
2
2
I
Symbol
Symbol
C PROCESSOR
C READ/WRITE (see Note 2)
Symbol
HLOCKOUT
Symbol
Symbol
R
VESD
VHlock
VINTH
VSmD
VextM
TfrOut
Mduty
VoutT
VACK
HsVR
VsVR
Thigh
T
MinD
VSW
Vinth
Tlow
V
V
T
Fscl
V
th (j-a)
RIN
oper
T
CC
DD
stg
IN
j
H
is the horizontal period.
Supply Voltage (Pin 29)
Supply Voltage (Pin 32)
Max Voltage on Pin 4
ESD susceptibility Human Body Model,100pF Discharge through 1.5k
Storage Temperature
Junction Temperature
Operating Temperature
Junction-Ambient Thermal Resistance
Voltage on H/HVIN Input
Minimum Horizontal Input Pulses Duration
Maximum Horizontal Input Signal Duty Cycle
Voltage on VSYNCIN
Minimum Vertical Sync Pulse Width
Maximum Vertical Sync Input Duty Cycle
Maximum Vertical Sync Width on TTL H/Vcomposite
Sink and Source Current
Horizontal and Vertical Input Logic Level
(Pins 1, 2)
Horizontal and Vertical Pull-Up Resistor
Fall and Rise Time, Output CMOS Buffer
Horizontal 1st PLL Lock Output Status (Pin 3)
Extracted Vsync Integration Time (% of T
on H/V Composite (see Note 1)
Maximum Clock Frequency
Low period of the SCL Clock
High period of the SCL Clock
SDA and SCL Input Threshold
Acknowledge Output Voltage on SDA input with 3mA
2
C Table Control and I
DD
Parameter
Pin 5
Pins 6, 7, 8, 14, 15, 16, 20, 22
Pins 9, 10, 18, 23, 24, 25, 26, 28
Pins 1, 2, 3, 30, 31
EIAJ Norm, 200pF Discharge through 0
= 5V, T
Parameter
DD
DD
Parameter
2
C Sub Address Control.
= 5V, T
= 5V,T
amb
Parameter
Parameter
amb
= 25
amb
= 25
= 25
o
C)
o
H
o
C)
)
C)
Low Level
High Level
Unlocked, I
C0 = 820pF
Pins 1, 2
Pin 3, C
Locked, I
Test Conditions
Pin3
Pin 1
Pin 1
Pin 1
Pin 2
Pin 2
Pin 2
Pin 1
OUT
LOCKOUT
Test Conditions
Pin 30
Pin 30
Pin 30
Pins 30,31
Pin 31
LOCKOUT
Test Conditions
= 20pF
= -250 A
Max.
= +250 A
Min.
Min.
Min.
0.7
2.2
4.4
1.3
0.6
26
-40, +150
0
0
5
0, +70
Value
Value
+150
13.5
V
V
300
5.7
4.0
6.4
8.0
65
2
CC
DD
Typ.
Typ.
Typ.
200
2.2
35
0
5
Max.
Max.
Max.
750
250
200
400
0.8
0.5
0.4
25
15
5
5
o
Unit
Unit
C/W
kV
o
o
o
Unit
Unit
Unit
kHz
V
V
V
V
V
V
V
V
k
C
C
C
ns
%
%
%
V
V
V
V
V
V
V
V
A
s
s
s
s
s