AD674BBR Analog Devices Inc, AD674BBR Datasheet - Page 10

no-image

AD674BBR

Manufacturer Part Number
AD674BBR
Description
ADC Single SAR 12-Bit Parallel 28-Pin SOIC W
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD674BBR

Package
28SOIC W
Resolution
12 Bit
Architecture
SAR
Number Of Adcs
1
Number Of Analog Inputs
2
Digital Interface Type
Parallel
Input Type
Voltage
Polarity Of Input Voltage
Unipolar|Bipolar
Rohs Status
RoHS non-compliant
Number Of Bits
12
Sampling Rate (per Second)
66k
Data Interface
Parallel
Number Of Converters
1
Power Dissipation (max)
375mW
Voltage Supply Source
Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-SOIC (0.300", 7.50mm Width)
Lead Free Status / RoHS Status

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD674BBR
Manufacturer:
AD
Quantity:
4 300
Part Number:
AD674BBR
Manufacturer:
AD
Quantity:
4 300
Part Number:
AD674BBR
Manufacturer:
AD
Quantity:
4 500
Part Number:
AD674BBR
Manufacturer:
ADI
Quantity:
422
Part Number:
AD674BBRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD674B/AD774B
STANDALONE MODE
“Standalone” mode is useful in systems with dedicated input
ports available and thus not requiring full bus interface capabil-
ity. Standalone mode applications are generally able to issue
conversion start commands more precisely than full-control
mode, resulting in improved accuracy.
CE and 12/8 are wired HIGH, CS and A
conversion is controlled by R/C. The three-state buffers are
enabled when R/C is HIGH and a conversion starts when R/C
goes LOW. This gives rise to two possible control signals—a
high pulse or a low pulse. Operation with a low pulse is shown
in Figure 4a. In this case, the outputs are forced into the high
impedance state in response to the falling edge of R/C and
return to valid logic levels after the conversion cycle is completed.
The STS line goes HIGH 200 ns after R/C goes LOW and
returns low 600 ns after data is valid.
If conversion is initiated by a high pulse as shown in Figure 4b,
the data lines are enabled during the time when R/C is HIGH.
The falling edge of R/C starts the next conversion, and the data
lines return to three-state (and remain three-state) until the next
high pulse of R/C.
CONVERSION TIMING
Once a conversion is started, the STS line goes HIGH. Convert
start commands will be ignored until the conversion cycle is
complete. The output data buffers can be enabled up to 1.2 µs
prior to STS going LOW. The STS line will return LOW at the
end of the conversion cycle.
The register control inputs, A
length and data format. If a conversion is started with A
a full 12-bit conversion cycle is initiated. If A
convert start, a shorter 8-bit conversion cycle results.
During data read operations, A
state buffers containing the 8 MSBs of the conversion result
(A
determines whether the output data is to be organized as two
8-bit words (12/8 tied LOW) or a single 12-bit word (12/8 tied
HIGH). In the 8-bit mode, the byte addressed when A
contains the 4 LSBs from the conversion followed by four trail-
ing zeroes. This organization allows the data lines to be over-
lapped for direct interface to 8-bit buses without the need for
external three-state buffers.
0
= 0) or the 4 LSBs (A
0
= 1) are enabled. The 12/8 pin
0
and 12/8, control conversion
0
determines whether the three-
0
are wired LOW, and
0
is HIGH during a
0
0
is high
LOW,
GENERAL A/D CONVERTER INTERFACE
CONSIDERATIONS
A typical A/D converter interface routine involves several opera-
tions. First, a write to the ADC address initiates a conversion.
The processor must then wait for the conversion cycle to com-
plete, since most integrated circuit ADCs take longer than one
instruction cycle to complete a conversion. Valid data can, of
course, only be read after the conversion is complete. The
AD674B and AD774B provide an output signal (STS) which
indicates when a conversion is in progress. This signal can be
polled by the processor by reading it through an external three-
state buffer (or other input port). The STS signal can also
generate an interrupt upon completion of conversion if the sys-
tem timing requirements are critical and the processor has other
tasks to perform during the ADC conversion cycle. Another
possible time-out method is to assume that the ADC will take its
maximum conversion time to convert, and insert a sufficient
number of “no-op” instructions to ensure that this amount of
processor time is consumed.
Once conversion is complete, the data can be read. For convert-
ers with more data bits than are available on the bus, a choice of
data formats is required, and multiple read operations are
needed. The AD674B and AD774B include internal logic to
permit direct interface to 8-bit and 16-bit data buses, selected
by the 12/8 input. In 16-bit bus applications (12/8 high) the
data lines (DB11 through DB0) may be connected to either the
12 most significant or 12 least significant bits of the data bus.
The remaining 4 bits should be masked in software. The inter-
face to an 8-bit data bus (12/8 low) is done in a left-justified for-
mat. The even address (A
through DB4). The odd address (A
(DB3 through DB0) in the upper half of the byte, followed by
four trailing zeroes, thus eliminating bit masking instructions.
It is not possible to rearrange the output data lines for right-jus-
tified 8-bit bus interface.
(EVEN ADDR)
(ODD ADDR)
XXX0
XXX1
(MSB)
DB11
D7
DB3
DB10
DB2
0
low) contains the 8 MSBs (DB11
DB9
DB1
(LSB)
DB8
DB0
0
high) contains the 4 LSBs
DB7
0
DB6
0
DB5
0
DB4
D0
0

Related parts for AD674BBR