QS3VH245PAG8 Integrated Device Technology (Idt), QS3VH245PAG8 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/333/integrated_device_technology__idt__sml.jpg)
QS3VH245PAG8
Manufacturer Part Number
QS3VH245PAG8
Description
Bus Switch 1-Element 8-IN 20-Pin TSSOP T/R
Manufacturer
Integrated Device Technology (Idt)
Datasheet
1.IDTQS3VH245QG8.pdf
(8 pages)
Specifications of QS3VH245PAG8
Package
20TSSOP
Configuration
8 x 1:1
Logic Function
Bus Switch
Number Of Elements Per Chip
1
Number Of Outputs Per Chip
8
Typical Operating Supply Voltage
2.5|3.3 V
Maximum On Resistance
7(Typ) Ohm
Maximum Low Level Output Current
120 mA
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
2.3 V
Maximum Propagation Delay Time @ Maximum Cl
0.2@3.3V ns
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
DEFINITIONS:
C
R
NOTES:
1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t
SWITCH POSITION
Pulse
Generator
IDTQS3VH245
2.5V / 3.3V 8-BIT HIGH BANDWIDTH BUS SWITCH
L
T
= Load capacitance: includes jig and probe capacitance.
= Termination resistance: should be equal to Z
Symbol
V
(1, 2)
V
V
LOAD
V
V
C
LZ
HZ
IH
T
L
t
t
PHZ/
PLZ
Test
t
V
PD
/
t
t
PZH
IN
PZL
V
CC
Test Circuits for All Outputs
(1)
= 3.3V ± 0.3V
300
300
1.5
R
50
6
3
T
D.U.T.
V
CC
V
OUT
OUT
F
F
V
≤ 2.5ns; t
≤ 2ns; t
CC
of the Pulse Generator.
(2)
C
= 2.5V ± 0.2V
2 x Vcc
V
L
Vcc
150
150
R
CC
30
R
≤ 2ns.
Switch
V
/2
Open
≤ 2.5ns.
GND
LOAD
500Ω
500Ω
GND
Unit
V
Open
mV
mV
pF
V
V
V
LOAD
7
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
INPUT TRANSITION
INPUT TRANSITION
OPPOSITE PHASE
NORMALLY
NORMALLY
CONTROL
OUTPUT
OUTPUT
SAME PHASE
INPUT
HIGH
LOW
OUTPUT
CLOSED
SWITCH
SWITCH
Enable and Disable Times
ENABLE
OPEN
Propagation Delay
t
t
INDUSTRIAL TEMPERATURE RANGE
PZL
PZH
t
t
PLH
PLH
V
0V
V
V
T
T
LOAD/2
t
PHZ
DISABLE
t
t
PHL
PHL
t
PLZ
V
V
0V
V
V
V
V
V
0V
V
V
0V
V
V
V
V
V
0V
T
IH
LOAD/2
OL +
OL
OH
OH -
IH
T
OH
T
OL
IH
T
V
V
HZ
LZ