74HC595D NXP Semiconductors, 74HC595D Datasheet - Page 17

no-image

74HC595D

Manufacturer Part Number
74HC595D
Description
Shift Register Single 8-Bit Serial to Serial/Parallel 16-Pin SO Tube
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74HC595D

Package
16SO
Logic Function
Shift Register
Logic Family
HC
Operation Mode
Serial to Serial/Parallel
Direction Type
Uni-Directional
Number Of Element Outputs
9
Number Of Elements Per Chip
1
Typical Operating Supply Voltage
5 V
Operating Temperature
-40 to 125 °C
Output Type
3-State
Shift Register Function
Serial To Parallel, Serial To Serial
No. Of Elements
1
Ic Output Type
Tri State
Logic Case Style
SOIC
No. Of Pins
16
Logic Type
Shift Register
Dc
0906
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74HC595D
Manufacturer:
NXP
Quantity:
7 500
Part Number:
74HC595D
Quantity:
303
Part Number:
74HC595D
Manufacturer:
INTERSIL
Quantity:
926
Part Number:
74HC595D
Manufacturer:
NXP
Quantity:
2 500
Part Number:
74HC595D
Manufacturer:
ST
0
Part Number:
74HC595D
Manufacturer:
PH
Quantity:
20 000
Part Number:
74HC595D,118
Manufacturer:
NXP Semiconductors
Quantity:
2 000
Part Number:
74HC595D,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
74HC595D,118
Quantity:
100 000
Part Number:
74HC595D-T
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
74HC595DR2G
Manufacturer:
ON Semiconductor
Quantity:
32
Part Number:
74HC595DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Philips Semiconductors
Family 74HCT
GND = 0 V; t
2003 Jun 25
T
t
t
t
t
t
t
t
t
f
T
t
t
t
t
PHL
PHL
PZH
PHZ
W
su
h
rem
max
PHL
PHL
PZH
PHZ
amb
amb
8-bit serial-in, serial or parallel-out shift
register with output latches; 3-state
SYMBOL
/t
/t
/t
/t
/t
/t
PLH
PLH
PZL
PLZ
PZL
PLZ
= 25 C
= 40 to +85 C
r
= t
propagation delay
SH_CP to Q7’
propagation delay
ST_CP to Qn
propagation delay
MR to Q7’
3-state output enable time
OE to Qn
3-state output disable time
OE to Qn
shift clock pulse width
HIGH or LOW
storage clock pulse width
HIGH or LOW
master reset pulse width
LOW
set-up time DS to SH_CP
set-up time
SH_CP to ST_CP
hold time DS to SH_CP
removal time
MR to SH_CP
maximum clock
pulse frequency
SH_CP or ST_CP
propagation delay
SH_CP to Q7’
propagation delay
ST_CP to Qn
propagation delay
MR to Q7’
3-state output enable time
OE to Qn
3-state output disable time
OE to Qn
f
= 6 ns; C
PARAMETER
L
= 50 pF.
see Fig.7
see Fig.8
see Fig.10
see Fig.11
see Fig.11
see Fig.7
see Fig.8
see Fig.10
see Fig.9
see Fig.8
see Fig.9
see Fig.10
see Figs 7 and 8
see Fig.7
see Fig.8
see Fig.10
see Fig.11
see Fig.11
WAVEFORMS
TEST CONDITIONS
17
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
4.5
V
CC
(V)
16
16
20
16
16
+3
+10
30
MIN.
74HC595; 74HCT595
25
24
23
21
18
6
5
8
5
8
52
2
7
TYP.
Product specification
42
40
40
35
30
53
50
50
44
38
MAX.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
UNIT