XC2S150E-6FT256C Xilinx Inc, XC2S150E-6FT256C Datasheet - Page 38
![no-image](/images/no-image-200.jpg)
XC2S150E-6FT256C
Manufacturer Part Number
XC2S150E-6FT256C
Description
FPGA Spartan®-IIE Family 150K Gates 3888 Cells 357MHz 0.15um Technology 1.8V 256-Pin FTBGA
Manufacturer
Xilinx Inc
Datasheet
1.XC2S50E-6TQG144C.pdf
(108 pages)
Specifications of XC2S150E-6FT256C
Package
256FTBGA
Family Name
Spartan®-IIE
Device Logic Cells
3888
Device Logic Units
864
Device System Gates
150000
Maximum Internal Frequency
357 MHz
Typical Operating Supply Voltage
1.8 V
Maximum Number Of User I/os
182
Ram Bits
49152
Case
BGA
Dc
05+
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Spartan-IIE FPGA Family: DC and Switching Characteristics
IOB Input Delay Adjustments for Different Standards
Input delays associated with the pad are specified for LVTTL. For other standards, adjust the delays by the values shown. A
delay adjusted in this way constitutes a worst-case limit.
38
Data Input Delay Adjustments
T
T
T
T
ILVCMOS18
T
Symbol
ILVCMOS2
T
T
T
T
T
T
IPCI33_3
IPCI66_3
ILVPECL
T
T
T
ISSTL2
ISSTL3
ILVTTL
ILVDS
IGTLP
IHSTL
IAGP
IGTL
ICTT
Standard-specific data input delay
adjustments
Description
www.xilinx.com
LVTTL
LVCMOS2
LVCMOS18
LVDS
LVPECL
PCI, 33 MHz, 3.3V
PCI, 66 MHz, 3.3V
GTL
GTL+
HSTL
SSTL2
SSTL3
CTT
AGP
Standard
–0.11
0.20
0.15
0.15
0.08
0.14
0.14
0.04
0.04
0.04
0.10
0.04
-7
0
0
Speed Grade
DS077-3 (v2.3) June 18, 2008
–0.11
0.20
0.15
0.15
0.08
0.14
0.14
0.04
0.04
0.04
0.10
0.04
Product Specification
-6
0
0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R