XC2S600E-6FGG456C Xilinx Inc, XC2S600E-6FGG456C Datasheet - Page 59

FPGA Spartan®-IIE Family 600K Gates 15552 Cells 357MHz 0.15um Technology 1.8V 456-Pin FBGA

XC2S600E-6FGG456C

Manufacturer Part Number
XC2S600E-6FGG456C
Description
FPGA Spartan®-IIE Family 600K Gates 15552 Cells 357MHz 0.15um Technology 1.8V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-IIEr
Datasheet

Specifications of XC2S600E-6FGG456C

Package
456FBGA
Family Name
Spartan®-IIE
Device Logic Cells
15552
Device Logic Units
3456
Device System Gates
600000
Maximum Internal Frequency
357 MHz
Typical Operating Supply Voltage
1.8 V
Maximum Number Of User I/os
329
Ram Bits
294912
Number Of Logic Elements/cells
15552
Number Of Labs/clbs
3456
Total Ram Bits
294912
Number Of I /o
329
Number Of Gates
600000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1332

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2S600E-6FGG456C
Manufacturer:
XILINX
Quantity:
760
Part Number:
XC2S600E-6FGG456C
Manufacturer:
XILINX
Quantity:
455
Part Number:
XC2S600E-6FGG456C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2S600E-6FGG456C
Manufacturer:
XILINX
0
Part Number:
XC2S600E-6FGG456C
Quantity:
10
Part Number:
XC2S600E-6FGG456C_PCN
Manufacturer:
XILINX
0
TQ144 Pinouts (XC2S50E and XC2S100E)
DS077-4 (2.3) June 18, 2008
Product Specification
I/O (DLL), L17P
I/O
I/O, VREF
Bank 4
I/O, L16N_YY
I/O, L16P_YY
VCCINT
GND
I/O, L15N_YY
I/O, L15P_YY
I/O
I/O, VREF
Bank 4
I/O
I/O, L14N_YY
I/O, L14P_YY
GND
DONE
VCCO
PROGRAM
I/O (INIT),
L13N_YY
I/O (D7),
L13P_YY
I/O
I/O, VREF
Bank 3
I/O
I/O, L12N
I/O (D6), L12P
GND
I/O (D5),
L11N_YY
I/O, L11P_YY
I/O
(Continued)
Function
Pad Name
R
Bank
4
4
4
4
4
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
3
3
-
-
-
-
-
-
P56
P57
P58
P59
P60
P61
P62
P63
P64
P65
P66
P67
P68
P69
P70
P71
P72
P73
P74
P75
P76
P77
P78
P79
P80
P81
P82
P83
P84
Pin
XC2S50E XC2S100E
XC2S50E
Async.
Output
Option
LVDS
All
All
All
All
All
All
All
All
All
All
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
XC2S100E
Option
V
All
All
All
REF
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
www.xilinx.com
TQ144 Pinouts (XC2S50E and XC2S100E)
I/O, VREF
Bank 3, L10N
I/O (D4), L10P
I/O
VCCINT
I/O (TRDY)
VCCO
GND
I/O (IRDY)
I/O
I/O (D3), L9N
I/O, VREF
Bank 2, L9P
I/O
I/O, L8N_YY
I/O (D2),
L8P_YY
GND
I/O (D1), L7N
I/O, L7P
I/O
I/O, VREF
Bank 2
I/O
I/O (DIN, D0),
L6N_YY
I/O (DOUT,
BUSY),
L6P_YY
CCLK
VCCO
TDO
GND
TDI
(Continued)
Function
Pad Name
Spartan-IIE FPGA Family: Pinout Tables
Bank
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
-
-
-
-
-
-
-
P100
P101
P102
P103
P104
P105
P106
P107
P108
P109
P110
P111
P85
P86
P87
P88
P89
P90
P91
P92
P93
P94
P95
P96
P97
P98
P99
Pin
XC2S50E
XC2S50E
XC2S50E
XC2S50E
XC2S50E
XC2S50E XC2S100E
Async.
Output
Option
LVDS
All
All
All
All
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Option
V
All
All
All
REF
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
59

Related parts for XC2S600E-6FGG456C