XC3S1600E-5FG400C Xilinx Inc, XC3S1600E-5FG400C Datasheet - Page 11

no-image

XC3S1600E-5FG400C

Manufacturer Part Number
XC3S1600E-5FG400C
Description
FPGA Spartan®-3E Family 1.6M Gates 33192 Cells 657MHz 90nm (CMOS) Technology 1.2V 400-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet

Specifications of XC3S1600E-5FG400C

Package
400FBGA
Family Name
Spartan®-3E
Device Logic Cells
33192
Device Logic Units
3688
Device System Gates
1600000
Number Of Registers
29504
Maximum Internal Frequency
657 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
304
Ram Bits
663552

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1600E-5FG400C
Manufacturer:
XILINX
Quantity:
253
Part Number:
XC3S1600E-5FG400C
Manufacturer:
XILINX
0
Part Number:
XC3S1600E-5FG400C
Manufacturer:
XILINX
Quantity:
200
Part Number:
XC3S1600E-5FG400C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S1600E-5FG400C-4I
Manufacturer:
XILINX
0
DS312-2 (v3.8) August 26, 2009
Product Specification
Notes:
1.
2.
IDDRIN1
IDDRIN2
OTCLK1
OTCLK2
ICLK1
ICLK2
IDDRIN1/IDDRIN2 signals shown with dashed lines connect to the adjacent IOB in a differential pair only, not to the FPGA fabric.
All IOB control and output path signals have an inverting polarity option wihtin the IOB.
TCE
OCE
REV
IQ1
ICE
IQ2
T1
T2
SR
O1
O2
T
I
R
D
CE
CK
D
CE
CK
D
CE
CK
D
CE
CK
D
CE
CK
D
CE
CK
SR
SR REV
SR
SR REV
SR
SR REV
REV
REV
REV
Q
Q
Q
Q
Q
Q
Figure 5: Simplified IOB Diagram
TFF1
TFF2
OFF1
OFF2
IFF1
IFF2
Programmable
Programmable
www.xilinx.com
DDR
MUX
DDR
MUX
Delay
Delay
Three-state Path
Input Path
Output Path
Program-
Output
mable
Driver
Single-ended Standards
LVCMOS, LVTTL, PCI
Differential Standards
using V REF
Functional Description
Pull-Up
Down
Pull-
Keeper
Latch
DS312-2_19_110606
V
Pin
I/O Pin
from
Adjacent
IOB
ESD
ESD
V
REF
CCO
I/O
Pin
11

Related parts for XC3S1600E-5FG400C