XC3S2000-4FGG456C Xilinx Inc, XC3S2000-4FGG456C Datasheet - Page 118
![no-image](/images/no-image-200.jpg)
XC3S2000-4FGG456C
Manufacturer Part Number
XC3S2000-4FGG456C
Description
FPGA Spartan®-3 Family 2M Gates 46080 Cells 630MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S2000-4FGG456C
Package
456FBGA
Family Name
Spartan®-3
Device Logic Units
46080
Device System Gates
2000000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
333
Ram Bits
737280
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
5120
Total Ram Bits
737280
Number Of I /o
333
Number Of Gates
2000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S2000-4FGG456C
Manufacturer:
XILINX
Quantity:
230
Company:
Part Number:
XC3S2000-4FGG456C
Manufacturer:
XILINX/43
Quantity:
260
Company:
Part Number:
XC3S2000-4FGG456C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Spartan-3 FPGA Family: Pinout Descriptions
Table 79: Bitstream Options Affecting Spartan-3 Pins (Continued)
Setting Bitstream Generator Options
Refer to the
documentation.
118
M0
HSWAP_EN
TDI
TMS
TCK
TDO
Affected Pin
Name(s)
“BitGen” chapter
After configuration, this bitstream option either pulls M0 to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows M0 to float.
After configuration, this bitstream option either pulls HSWAP_EN
to VCCAUX via a pull-up resistor, to ground via a pull-down
resistor, or allows HSWAP_EN to float.
After configuration, this bitstream option either pulls TDI to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TDI to float.
After configuration, this bitstream option either pulls TMS to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TMS to float.
After configuration, this bitstream option either pulls TCK to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TCK to float.
After configuration, this bitstream option either pulls TDO to
VCCAUX via a pull-up resistor, to ground via a pull-down resistor,
or allows TDO to float.
in the Xilinx ISE
Bitstream Generation Function
®
software
www.xilinx.com
DS099-4 (v2.5) December 4, 2009
HswapenPin •
Variable
TmsPin
Option
TdoPin
TckPin
M0Pin
TdiPin
Name
Product Specification
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
(default
Values
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
Pullup
Pulldown
Pullnone
value)
R