XC5VLX30T-1FFG323C Xilinx Inc, XC5VLX30T-1FFG323C Datasheet - Page 43
![no-image](/images/no-image-200.jpg)
XC5VLX30T-1FFG323C
Manufacturer Part Number
XC5VLX30T-1FFG323C
Description
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Specifications of XC5VLX30T-1FFG323C
Package
323FCBGA
Family Name
Virtex®-5
Device Logic Units
30720
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
172
Ram Bits
1327104
Number Of Logic Elements/cells
30720
Number Of Labs/clbs
2400
Total Ram Bits
1327104
Number Of I /o
172
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
323-BBGA, FCBGA
No. Of Logic Blocks
4800
Family Type
Virtex-5
No. Of Speed Grades
1
No. Of I/o's
172
Clock Management
DCM, PLL
Core Supply Voltage Range
1V
I/o Supply Voltage
3.3V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX30T-1FFG323C
Manufacturer:
ISSI
Quantity:
170
Company:
Part Number:
XC5VLX30T-1FFG323C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Output Serializer/Deserializer Switching Characteristics
Table 63: OSERDES Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
Notes:
1.
Setup/Hold
T
T
T
T
T
T
Sequential Delays
T
T
Combinatorial
T
T
T
OSDCK_D
OSDCK_T
OSDCK_T2
OSCCK_OCE
OSCCK_S
OSCCK_TCE
OSCKO_OQ
OSCKO_TQ
OSDO_TTQ
OSCO_OQ
OSCO_TQ
T
OSDCK_T2
/T
/T
/T
OSCKD_T
OSCKD_D
Symbol
/T
/T
OSCKD_T2
OSCKC_TCE
OSCKC_OCE
and T
(1)
OSCKD_T2
(1)
are reported as T
D input Setup/Hold with respect to CLKDIV
T input Setup/Hold with respect to CLK
T input Setup/Hold with respect to CLKDIV
OCE input Setup/Hold with respect to CLK
SR (Reset) input Setup with respect to CLKDIV
TCE input Setup/Hold with respect to CLK
Clock to out from CLK to OQ
Clock to out from CLK to TQ
T input to TQ Out
Asynchronous Reset to OQ
Asynchronous Reset to TQ
OSDCK_T
/T
Description
OSCKD_T
www.xilinx.com
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
in TRACE report.
–0.02
–0.18
–0.03
–0.07
–0.06
0.21
0.28
0.21
0.16
0.52
0.20
0.59
0.61
0.62
1.57
1.63
-3
Speed Grade
–0.02
–0.18
–0.03
–0.07
–0.06
0.24
0.34
0.24
0.19
0.58
0.23
0.60
0.62
0.70
1.82
1.89
-2
–0.02
–0.18
–0.03
–0.07
–0.06
0.30
0.41
0.28
0.23
0.70
0.29
0.61
0.62
0.83
2.19
2.27
-1
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
43