4305-52 Peregrine Semiconductor, 4305-52 Datasheet - Page 7

• Manufacturer Part Number: 4305-52
• Description: IC DSA 5BIT 50 OHM 20-QFN
• Manufacturer: Peregrine Semiconductor
• Series: UltraCMOS™r

Specifications of 4305-52

• Attenuation Value: 15.5dB
• Tolerance: ±0.25dB
• Frequency Range: 0 ~ 4GHz
• Impedance: 50 Ohm
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 1046-1032-2

PE4305
Product Specification
Evaluation Kit
The Digital Attenuator Evaluation Kit board was
designed to ease customer evaluation of the
PE4305 DSA.
J9 is used in conjunction with the supplied DC cable
to supply VDD, GND, and –VDD. If use of the
internal negative voltage generator is desired, then
connect –VDD (black banana plug) to ground. If an
external –VDD is desired, then apply -3V.
J1 should be connected to the LPT1 port of a PC
with the supplied control cable. The evaluation
software is written to operate the DSA in serial
mode, so switch 7 (P/S) on the DIP switch SW1
should be ON with all other switches off. Using the
software, enable or disable each attenuation setting
to the desired combined attenuation. The software
automatically programs the DSA each time an
attenuation state is enabled or disabled.
To evaluate the Power Up options, first disconnect
the control cable from the evaluation board. The
control cable must be removed to prevent the PC
port from biasing the control pins.
During power up with P/S=1 high and LE=0 or P/S=0
low and LE=1, the default power-up signal
attenuation is set to the value present on the five
control bits on the five parallel data inputs (C0.5 to
C8). This allows any one of the 32 attenuation
settings to be specified as the power-up state.
During power up with P/S=0 high and LE=0, the
control bits are automatically set to one of two
possible values presented through the PUP
interface. These two values are selected by the
power-up control bit, PUP2, as shown in Table 6.
Pins 1 and 7 are open and may be connected to any
bias.
Resistor on Pin 3
A 10 kΩ resistor on the input to pin 3 (Figure 16) will
eliminate package resonance between the RF input
pin and the digital input. Specified attenuation error
versus frequency performance is dependent upon
this condition.
Document No. 70-0159-06 │ www.psemi.com
J4
SMA
DATA
1
Figure 15. Evaluation Board Layout
Peregrine Specification 101/0112
Figure 16. Evaluation Board Schematic
Peregrine Specification 102/0144
Note: Resistor on pin 3 is required and should be placed as close to
the part as possible to avoid package resonance and meet error
specifications over frequency.
Z=50 Ohm
©2003-2008 Peregrine Semiconductor Corp. All rights reserved.
10 kohm
CLK
LE
VCC
1
2
3
4
5
N/C
RFin
DATA
CLK
LE
C0.5
C1
QFN4X4
100 pF
PUP2
U1
C2
RFout
VNEG
GND
C4
C8
PS
15
14
13
12
11
C8
PS
Z=50 Ohm
Page 7 of 11
1
J5
SMA