XC2V6000-5BF957I Xilinx Inc, XC2V6000-5BF957I Datasheet - Page 69

• Manufacturer Part Number: XC2V6000-5BF957I
• Description: FPGA Virtex-II™ Family 6M Gates 76882 Cells 750MHz 0.15um/0.12um (CMOS) Technology 1.5V 957-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-IIr

Specifications of XC2V6000-5BF957I

• Package: 957FCBGA
• Family Name: Virtex-II™
• Device Logic Units: 76882
• Device System Gates: 6000000
• Number Of Registers: 67584
• Maximum Internal Frequency: 750 MHz
• Typical Operating Supply Voltage: 1.5 V
• Maximum Number Of User I/os: 684
• Ram Bits: 2654208
• Number Of Labs/clbs: 8448
• Total Ram Bits: 2654208
• Number Of I /o: 684
• Number Of Gates: 6000000
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 957-BBGA, FCBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Logic Elements/cells: -
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

CLB Distributed RAM Switching Characteristics
Table 22: CLB Distributed RAM Switching Characteristics
CLB Shift Register Switching Characteristics
Table 23: CLB Shift Register Switching Characteristics
DS031-3 (v3.5) November 5, 2007
Product Specification
Sequential Delays
Setup and Hold Times Before/After Clock CLK
Clock CLK
Sequential Delays
Setup and Hold Times Before/After Clock CLK
Clock CLK
Clock CLK to X/Y outputs (WE active) in 16 x 1 mode
Clock CLK to X/Y outputs (WE active) in 32 x 1 mode
Clock CLK to F5 output
BX/BY data inputs (DIN)
F/G address inputs
SR input (WS)
Minimum Pulse Width, High
Minimum Pulse Width, Low
Minimum clock period to meet address write cycle time
Clock CLK to X/Y outputs
Clock CLK to X/Y outputs
Clock CLK to XB output via MC15 LUT output
Clock CLK to YB output via MC15 LUT output
Clock CLK to Shiftout
Clock CLK to F5 output
BX/BY data inputs (DIN)
SR input (WS)
Minimum Pulse Width, High
Minimum Pulse Width, Low
R
Description
Description
www.xilinx.com
T
SRLDS
T
Symbol
WSS
T
T
T
T
T
T
Virtex-II Platform FPGAs: DC and Switching Characteristics
T
T
T
REGXB
REGYB
REGF5
REG32
T
T
T
CKSH
SRPH
Symbol
WES
SRPL
T
REG
T
SHCKOF5
SHCKO16
SHCKO32
/T
/T
DS
AS
T
T
T
WPH
WPL
SRLDH
WSH
WC
/T
/T
/T
AH
DH
WEH
0.53/–0.07
0.19/–0.06
0.53/–0.09
0.42/–0.01
0.40/ 0.00
2.31
2.65
2.23
2.18
1.92
2.45
0.57
0.57
1.63
1.97
1.77
0.57
0.57
1.14
-6
-6
Speed Grade
Speed Grade
0.58/–0.10
0.46/–0.01
0.58/–0.08
0.21/–0.07
0.44/ 0.00
1.79
2.17
1.94
0.63
0.63
1.25
2.54
2.92
2.46
2.40
2.11
2.69
0.63
0.63
-5
-5
0.67/–0.11
0.53/–0.01
0.67/–0.09
0.24/–0.08
0.50/ 0.00
2.05
2.49
2.23
0.72
0.72
1.44
2.92
3.35
2.82
2.75
2.43
3.09
0.72
0.72
-4
-4
Module 3 of 4
ns, Max
ns, Max
ns, Max
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Max
ns, Min
ns, Min
ns, Min
ns, Min
Units
Units
21