XC3S250E-4FT256C Xilinx Inc, XC3S250E-4FT256C Datasheet - Page 103
![no-image](/images/no-image-200.jpg)
XC3S250E-4FT256C
Manufacturer Part Number
XC3S250E-4FT256C
Description
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer
Xilinx Inc
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S250E-4FT256C
Package
256FTBGA
Family Name
Spartan®-3E
Device Logic Cells
5508
Device Logic Units
612
Device System Gates
250000
Number Of Registers
4896
Maximum Internal Frequency
572 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
172
Ram Bits
221184
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-4FT256C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 103 of 233
- Download datasheet (6Mb)
Maximum Bitstream Size for Daisy-Chains
The maximum bitstream length supported by Spartan-3E
FPGAs in serial daisy-chains is 4,294,967,264 bits
(4 Gbits), roughly equivalent to a daisy-chain with 720
XC3S1600E FPGAs. This is a limit only for serial
daisy-chains where configuration data is passed via the
FPGA’s DOUT pin. There is no such limit for JTAG chains.
Configuration Sequence
For additional information including I/O behavior before and
during configuration, refer to the “Sequence of Events”
chapter in UG332.
The Spartan-3E configuration process is three-stage pro-
cess that begins after the FPGA powers on (a POR event)
or after the PROG_B input is asserted. Power-On Reset
(POR) occurs after the V
2 supplies reach their respective input threshold levels.
After either a POR or PROG_B event, the three-stage con-
figuration process begins.
1. The FPGA clears (initializes) the internal configuration
2. Configuration data is loaded into the internal memory.
3. The user-application is activated by a start-up process.
Figure 66
configuration logic, showing the interaction of different
device inputs and Bitstream Generator (BitGen) options. A
DS312-2 (v3.8) August 26, 2009
Product Specification
memory.
is a generalized block diagram of the Spartan-3E
R
CCINT
, V
CCAUX
, and the V
CCO
www.xilinx.com
Bank
flow diagram for the configuration sequence of the Serial
and Parallel modes appears in
the Boundary-Scan or JTAG configuration sequence.
Initialization
Configuration automatically begins after power-on or after
asserting the FPGA PROG_B pin, unless delayed using the
FPGA’s INIT_B pin. The FPGA holds the open-drain INIT_B
signal Low while it clears its internal configuration memory.
Externally holding the INIT_B pin Low forces the configura-
tion sequencer to wait until INIT_B again goes High.
The FPGA signals when the memory-clearing phase is
complete by releasing the open-drain INIT_B pin, allowing
the pin to go High via the external pull-up resistor to
VCCO_2.
Loading Configuration Data
After initialization, configuration data is written to the
FPGA’s internal memory. The FPGA holds the Global
Set/Reset (GSR) signal active throughout configuration,
holding all FPGA flip-flops in a reset state. The FPGA sig-
nals when the entire configuration process completes by
releasing the DONE pin, allowing it to go High.
The FPGA configuration sequence can also be initiated by
asserting PROG_B. Once released, the FPGA begins
clearing its internal configuration memory, and progresses
through the remainder of the configuration process.
Figure
Functional Description
67.
Figure 68
shows
103
Related parts for XC3S250E-4FT256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S250E-4FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 250K 256-FTBG
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 250K 144TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-5FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 250K 256-FTBG
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4TQ144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 144TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4FT256I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4PQG208C](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4PQG208I](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4TQ144C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4TQG144I](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-5VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 250K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-4CPG132I](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 250K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-5CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 250K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-5TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 250K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S250E-5PQG208C](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 250K 208-PQFP
Manufacturer:
Xilinx Inc
Datasheet: