LFE2M20E-6FN256I LATTICE SEMICONDUCTOR, LFE2M20E-6FN256I Datasheet - Page 5

• Manufacturer Part Number: LFE2M20E-6FN256I
• Description: FPGA LatticeECP2M Family 19000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
• Manufacturer: LATTICE SEMICONDUCTOR

Specifications of LFE2M20E-6FN256I

• Package: 256FBGA
• Family Name: LatticeECP2M
• Device Logic Units: 19000
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 140
• Ram Bits: 1246208
• In System Programmability: Yes

Lattice Semiconductor
Figure 2-1. Simplified Block Diagram, ECP2-6 Device (Top Level)
sysCLOCK PLLs and DLLs
Frequency Synthesis and
Clock Alignment
Figure 2-2. Simplified Block Diagram, ECP2M20 Device (Top Level)
Configuration
Logic, Including
dual boot and encryption,
and soft-error detection
Programmable
Function Units
(PFUs)
sysDSP Blocks
Multiply and
Accumulate Support
sysMEM Block RAM
18kbit Dual Port
Flexible sysIO
Buffers:
LVCMOS, HSTL
SSTL, LVDS
Programmable
Function Units
(PFUs)
DSP Blocks
Multiply & Accumulate
Support
sysMEM Block
RAM 18kbit Dual Port
On-Chip
Oscillator
2-2
Channel
3
Channel
2
LatticeECP2/M Family Data Sheet
Channel
1
Channel
0
Flexible sysIO Buffers:
LVCMOS, HSTL, SSTL,
LVDS, and other standards
Pre-engineered source
synchronous support
• DDR1/2
• SPI4.2
• ADC/DAC devices
Flexible routing optimized
for speed, cost and routability
Configuration logic, including
dual boot and encryption.
On-chip oscillator and
soft-error detection.
Configuration port
SERDES
Pre-Engineered
Source Synchronous
Support
• DDR1/2
• SPI4.2
• ADC/DAC devices
sysCLOCK SPLLs
Flexible Routing
optimized for speed,
cost & routability
sysCLOCK GPLLs
& GDLLs
Frequency Synthesis
& Clock Alignment
Configuration Port
Architecture