ICS83054AGI IDT, Integrated Device Technology Inc, ICS83054AGI Datasheet - Page 7

no-image

ICS83054AGI

Manufacturer Part Number
ICS83054AGI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Multiplexerr
Datasheet

Specifications of ICS83054AGI

Number Of Clock Inputs
4
Mode Of Operation
Single-Ended
Output Frequency
250MHz
Output Logic Level
LVCMOS/LVTTL
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.465V
Package Type
TSSOP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Signal Type
LVCMOS/LVTTL
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS83054AGILF
Manufacturer:
IDT
Quantity:
501
Part Number:
ICS83054AGILFT
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ICS83054AGILFT
Quantity:
380
IDT
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz
As with most timing specifications, phase noise measurements
has issues relating to the limitations of the equipment. Often the
noise floor of the equipment is higher than the noise floor of the
ICS83054I
4:1, SINGLE-ENDED MULTIPLEXER
/ ICS
4:1, SINGLE-ENDED MULTIPLEXER
O
A
FFSET
DDITIVE
F
ROM
C
P
ARRIER
HASE
7
band to the power in the fundamental. When the required offset
is specified, the phase noise is called a dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
device. This is illustrated above. The device meets the noise floor
of what is shown, but can actually be lower. The phase noise is
dependent on the input source and measurement equipment.
F
J
REQUENCY
ITTER
Additive Phase Jitter
(H
(12kHz to 20MHz) = 0.19ps typical
Z
)
ICS83054AGI REV. C OCTOBER 5, 2008
@ 155.52MHz

Related parts for ICS83054AGI