SJA1000T/N-T NXP Semiconductors, SJA1000T/N-T Datasheet - Page 56
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
SJA1000T/N-T
Manufacturer Part Number
SJA1000T/N-T
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SJA1000TN-T.pdf
(68 pages)
Specifications of SJA1000T/N-T
Data Rate
1000Kbps
Number Of Transceivers
1
Power Down Mode
Sleep
Standard Supported
CAN 2.0B
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Package Type
SO
Supply Current
15mA
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
28
Lead Free Status / RoHS Status
Compliant
Philips Semiconductors
6.5.4.1
The bits CD.2 to CD.0 are accessible without restrictions in reset mode as well as in operating mode. These bits are used
to define the frequency at the external CLKOUT pin. For an overview of selectable frequencies see Table 50.
Table 50 CLKOUT frequency selection; note 1
Note
1. f
6.5.4.2
Setting this bit allows the external CLKOUT pin of the
SJA1000 to be disabled. A write access is possible only in
reset mode. If this bit is set, CLKOUT is LOW during sleep
mode, otherwise it is HIGH.
6.5.4.3
This bit allows the TX1 output to be used as a dedicated
receive interrupt output. When a received message has
passed the acceptance filter successfully, a receive
interrupt pulse with the length of one bit time is always
output at the TX1 pin (during the last bit of end of frame).
The transmit output stage should operate in normal output
mode. The polarity and output drive are programmable via
the output control register (see also Section 6.5.3). A write
access is only possible in reset mode.
2000 Jan 04
Stand-alone CAN controller
osc
CD.2
0
0
0
0
1
1
1
1
is the frequency of the external oscillator (XTAL).
CD.2 to CD.0
Clock off
RXINTEN
CD.1
0
0
1
1
0
0
1
1
CD.0
0
1
0
1
0
1
0
1
f
f
--------
f
--------
f
--------
f
--------
f
--------
f
--------
osc
f
--------
12
14
10
osc
osc
osc
osc
osc
osc
osc
2
4
6
8
56
6.5.4.4
Setting of CDR.6 allows to bypass the CAN input
comparator and is only possible in reset mode. This is
useful in the event that the SJA1000 is connected to an
external transceiver circuit. The internal delay of the
SJA1000 is reduced, which will result in a longer maximum
possible bus length. If CBP is set, only RX0 is active. The
unused RX1 input should be connected to a defined level
(e.g. V
6.5.4.5
CDR.7 defines the CAN mode. If CDR.7 is at logic 0 the
CAN controller operates in BasicCAN mode. If set to
logic 1 the CAN controller operates in PeliCAN mode.
Write access is only possible in reset mode.
SS
).
CBP
CAN mode
CLKOUT FREQUENCY
Product specification
SJA1000