DJLXT380LE.B4 Cortina Systems Inc, DJLXT380LE.B4 Datasheet - Page 38

no-image

DJLXT380LE.B4

Manufacturer Part Number
DJLXT380LE.B4
Description
Manufacturer
Cortina Systems Inc
Datasheet

Specifications of DJLXT380LE.B4

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DJLXT380LE.B4
Manufacturer:
Intel
Quantity:
10 000
LXT380 — Octal E1 G.703 Transceiver
4.3
38
Table 21. TAP State Description
TAP Controller
The TAP controller is a 16 state synchronous state machine controlled by the TMS input and
clocked by TCK. See
an instruction, receiving data, transmitting data or in an idle state.
of the states represented in
Test logic reset
Run—test/idle
Capture—DR
Shift—DR
Update—DR
Capture—IR
Shift—IR
Update—IR
Pause—IR
Pause—DR
Exit1—IR
Exit1—DR
Exit2—IR
Exit2—DR
State
In this state the test logic is disabled. The device is set to normal operation mode. While in
this state, the instruction register is set to the ICODE instruction.
The TAP controller stays in this state as long as TMS is low. Used to perform tests.
The Boundary Scan Data Register (BSR) is loaded with input pin data.
Shifts the selected test data registers by one stage toward its serial output.
Data is latched into the parallel output of the BSR when selected.
Used to load the instruction register with a fixed instruction.
Shifts the instruction register by one stage.
Loads a new instruction into the instruction register.
Momentarily pauses shifting of data through the data/instruction registers.
Temporary states that can be used to terminate the scanning process.
Figure
Figure
15. The TAP controls whether the LXT380 is in reset mode, receiving
15.
Description
Table 21
describes in detail each
Datasheet

Related parts for DJLXT380LE.B4