SLXT973QCA3V Cortina Systems Inc, SLXT973QCA3V Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/1/162/cortina_systems_inc_sml.jpg)
SLXT973QCA3V
Manufacturer Part Number
SLXT973QCA3V
Description
Manufacturer
Cortina Systems Inc
Datasheet
1.SLXT973QCA3V.pdf
(88 pages)
Specifications of SLXT973QCA3V
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SLXT973QCA3V
Manufacturer:
INTEL
Quantity:
1 094
Contents
6
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
100BASE-TX Transmission with no Errors ......................................................... 55
100BASE-TX Transmission with Collision .......................................................... 55
MII 10BASE-T DTE Mode Auto-Negotiation ....................................................... 59
100BASE-T DTE Mode Auto-Negotiation ........................................................... 59
Link Down Clock Transition................................................................................. 60
PHY Identifier Bit Mapping .................................................................................. 64
100BASE-TX Transmit Timing - 4B Mode .......................................................... 77
100BASE-TX Receive Timing - 4B Mode ........................................................... 78
100BASE-FX Transmit Timing ............................................................................ 79
100BASE-FX Receive Timing ............................................................................ 80
10BASE-T Transmit Timing (Parallel Mode) ....................................................... 81
10BASE-T Receive Timing (Parallel Mode) ........................................................ 82
10BASE-T SQE (Heartbeat) Timing.................................................................... 83
10BASE-T Jab and Unjab Timing ....................................................................... 83
Fast Link Pulse Timing........................................................................................ 84
FLP Burst Timing ................................................................................................ 84
MDIO Input Timing .............................................................................................. 85
MDIO Output Timing ........................................................................................... 85
Power-Up Timing ................................................................................................ 86
RESET Pulse Width and Recovery Timing ......................................................... 86
LXT973 Mechanical Specifications ..................................................................... 87
Rev. Date: March 1, 2002
Document #: 249426
Revision #: 002
Datasheet