PIC16F1828T-I/ML Microchip Technology, PIC16F1828T-I/ML Datasheet - Page 251
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16F1828T-I/ML
Manufacturer Part Number
PIC16F1828T-I/ML
Description
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core 20 Q
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheets
1.PIC16F722-ISS.pdf
(8 pages)
2.PIC16F1824-ISL.pdf
(2 pages)
3.PIC16F1824-ISL.pdf
(419 pages)
4.PIC16F1824-ISL.pdf
(10 pages)
Specifications of PIC16F1828T-I/ML
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
17
Program Memory Size
7KB (4K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-VFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- PIC16F722-ISS PDF datasheet
- PIC16F1824-ISL PDF datasheet #2
- PIC16F1824-ISL PDF datasheet #3
- PIC16F1824-ISL PDF datasheet #4
- Current page: 251 of 419
- Download datasheet (4Mb)
25.2.4
In Slave mode, the data is transmitted and received as
external clock pulses appear on SCK. When the last
bit is latched, the SSP1IF interrupt flag bit is set.
Before enabling the module in SPI Slave mode, the clock
line must match the proper Idle state. The clock line can
be observed by reading the SCK pin. The Idle state is
determined by the CKP bit of the SSP1CON1 register.
While in Slave mode, the external clock is supplied by
the external clock source on the SCK pin. This external
clock must meet the minimum high and low times as
specified in the electrical specifications.
While in Sleep mode, the slave can transmit/receive
data. The shift register is clocked from the SCK pin
input and when a byte is received, the device will gen-
erate an interrupt. If enabled, the device will wake-up
from Sleep.
25.2.4.1 Daisy-Chain Configuration
The SPI bus can sometimes be connected in a
daisy-chain configuration. The first slave output is con-
nected to the second slave input, the second slave
output is connected to the third slave input, and so on.
The final slave output is connected to the master input.
Each slave sends out, during a second group of clock
pulses, an exact copy of what was received during the
first group of clock pulses. The whole chain acts as
one
daisy-chain feature only requires a single Slave Select
line from the master device.
Figure 25-7
Daisy-Chain connection when operating in SPI Mode.
In a daisy-chain configuration, only the most recent
byte on the bus is required by the slave. Setting the
BOEN bit of the SSP1CON3 register will enable writes
to the SSP1BUF register, even if the previous byte has
not been read. This allows the software to ignore data
that may not apply to it.
2010 Microchip Technology Inc.
large
SPI SLAVE MODE
shows the block diagram of a typical
communication
shift
register.
The
Preliminary
25.2.5
The Slave Select can also be used to synchronize com-
munication. The Slave Select line is held high until the
master device is ready to communicate. When the
Slave Select line is pulled low, the slave knows that a
new transmission is starting.
If the slave fails to receive the communication properly,
it will be reset at the end of the transmission, when the
Slave Select line returns to a high state. The slave is
then ready to receive a new transmission when the
Slave Select line is pulled low again. If the Slave Select
line is not used, there is a risk that the slave will even-
tually become out of sync with the master. If the slave
misses a bit, it will always be one bit off in future trans-
missions. Use of the Slave Select line allows the slave
and master to align themselves at the beginning of
each transmission.
The SS pin allows a Synchronous Slave mode. The
SPI must be in Slave mode with SS pin control enabled
(SSP1CON1<3:0> = 0100).
When the SS pin is low, transmission and reception are
enabled and the SDO pin is driven.
When the SS pin goes high, the SDO pin is no longer
driven, even if in the middle of a transmitted byte and
becomes a floating output. External pull-up/pull-down
resistors may be desirable depending on the applica-
tion.
When the SPI module resets, the bit counter is forced
to ‘0’. This can be done by either forcing the SS pin to
a high level or clearing the SSP1EN bit.
PIC16(L)F1824/1828
Note 1: When the SPI is in Slave mode with SS pin
2: When the SPI is used in Slave mode with
3: While operated in SPI Slave mode the
SLAVE SELECT
SYNCHRONIZATION
SMP bit of the SSP1STAT register must
remain clear.
control enabled (SSP1CON1<3:0> =
0100), the SPI module will reset if the SS
pin is set to V
CKE set; the user must enable SS pin
control.
DD
.
DS41419B-page 251
Related parts for PIC16F1828T-I/ML
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16F1828-I/SS](/photos/19/6/190623/4696163_tmb.jpg)
Part Number:
Description:
IC PIC MCU 8BIT 14KB FLSH 20SSOP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-I/SO](/photos/28/72/287224/20-soic_sot163-1_tmb.jpg)
Part Number:
Description:
IC PIC MCU 8BIT 14KB FLSH 20SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-I/ML](/photos/19/6/190620/4696160_tmb.jpg)
Part Number:
Description:
IC PIC MCU 8BIT 14KB FLASH 20QFN
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-I/P](/photos/19/6/190621/4696161_tmb.jpg)
Part Number:
Description:
IC PIC MCU 8BIT 14KB FLSH 20PDIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-E/ML](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core 20 Q
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-E/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core 20 P
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-E/SO](/photos/28/72/287224/20-soic_sot163-1_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core 20 S
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1828-E/SS](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 18 I/0, Enhanced Mid Range Core 20 S
Manufacturer:
Microchip Technology
Datasheet:
![TC1014-2.7VCT](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
![TC1014-5.0VCT](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
![TC1055-2.5VCT](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
![TC1055-2.7VCT](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet: