PIC18F6628T-I/PT Microchip Technology, PIC18F6628T-I/PT Datasheet

PIC18 With 96KB Flash, 4KB RAM, 1024 DataEE, 12-bit ADC 64 TQFP 10x10x1mm T/R

PIC18F6628T-I/PT

Manufacturer Part Number
PIC18F6628T-I/PT
Description
PIC18 With 96KB Flash, 4KB RAM, 1024 DataEE, 12-bit ADC 64 TQFP 10x10x1mm T/R
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets

Specifications of PIC18F6628T-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
96KB (48K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 12x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PIC18F6628T-I/PTTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F6628T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC18F8723 Family
Data Sheet
64/80-Pin, 1-Mbit,
Enhanced Flash Microcontrollers
with 12-Bit A/D and nanoWatt Technology
© 2009 Microchip Technology Inc.
DS39894B

Related parts for PIC18F6628T-I/PT

PIC18F6628T-I/PT Summary of contents

Page 1

... Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology © 2009 Microchip Technology Inc. PIC18F8723 Family Data Sheet 64/80-Pin, 1-Mbit, DS39894B ...

Page 2

... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 3

... PIC18F8723 128K 65536 3936 © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Power-Managed Modes: • Run: CPU on, Peripherals on • Idle: CPU off, Peripherals on • Sleep: CPU off, Peripherals off • Idle mode Currents Down to 15 μA Typical • Sleep Current Down to 0.2 μA Typical • ...

Page 4

... RF7/SS1 11 RF6/AN11 12 RF5/AN10/CV REF 13 RF4/AN9 14 RF3/AN8 15 RF2/AN7/C1OUT Note 1: The ECCP2/P2A pin placement is determined by the CCP2MX Configuration bit. DS39894B-page PIC18F6628 41 PIC18F6723 RB0/INT0 RB1/INT1 RB2/INT2 RB3/INT3 RB4/KBI0 RB5/KBI1/PGM RB6/KBI2/PGC V SS OSC2/CLKO/RA6 OSC1/CLKI/RA7 V DD RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A © 2009 Microchip Technology Inc. ...

Page 5

... RF4/AN9 16 RF3/AN8 17 RF2/AN7/C1OUT 18 (2) RH7/AN15/P1B 19 (2) RH6/AN14/P1C Note 1: The ECCP2/P2A pin placement is determined by the CCP2MX Configuration bit and Processor mode settings. 2: P1B, P1C, P3B and P3C pin placement is determined by the ECCPMX Configuration bit. © 2009 Microchip Technology Inc PIC18F8628 51 PIC18F8723 50 49 ...

Page 6

... Appendix D: Migration From Baseline to Enhanced Devices............................................................................................................... 52 Appendix E: Migration From Mid-Range to Enhanced Devices ........................................................................................................... 53 Appendix F: Migration From High-End to Enhanced Devices.............................................................................................................. 53 Index .................................................................................................................................................................................................... 55 The Microchip Web Site ....................................................................................................................................................................... 57 Customer Change Notification Service ................................................................................................................................................ 57 Customer Support ................................................................................................................................................................................ 57 Reader Response ................................................................................................................................................................................ 58 PIC18F8723 family Product Identification System ............................................................................................................................... 59 DS39894B-page 6 © 2009 Microchip Technology Inc. ...

Page 7

... When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. © 2009 Microchip Technology Inc. PIC18F8723 DS39894B-page 7 ...

Page 8

... PIC18F8723 NOTES: DS39894B-page 8 © 2009 Microchip Technology Inc. ...

Page 9

... This allows for a channel to be selected and a conversion to be initiated, without waiting for a sampling period and thus, reducing code overhead. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 1.2 Details on Individual Family Members Devices in the PIC18F8723 family are available in 64-pin and 80-pin packages ...

Page 10

... POR, BOR, POR, BOR, RESET Instruction, RESET Instruction, Stack Full, Stack Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT Yes Yes Yes Yes 75 Instructions; 75 Instructions; 83 with Extended 83 with Extended Instruction Set Enabled 80-Pin TQFP 80-Pin TQFP © 2009 Microchip Technology Inc. ...

Page 11

... OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, refer to Section 2.0 “Oscillator Configurations” of the “PIC18F8722 Family Data Sheet” (DS39646). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Data Bus<8> ...

Page 12

... Clock Monitor Timer1 Timer2 Timer3 Timer4 CCP4 CCP5 EUSART1 EUSART2 PORTA (1) RA0:RA7 PORTB (1) RB0:RB7 4 PORTC Access Bank (1) RC0:RC7 12 PORTD (1) RD0:RD7 PORTE (1) RE0:RE7 8 PORTF PRODL (1) RF0:RF7 8 8 PORTG 8 (1,2) RG0:RG5 8 PORTH 8 (1) RH0:RH7 PORTJ (1) RJ0:RJ7 Comparators MSSP1 MSSP2 © 2009 Microchip Technology Inc. ...

Page 13

... ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type Master Clear (input) or programming voltage (input Digital input ...

Page 14

... Timer0 external clock input. I/O TTL Digital I/O. I Analog Analog input 4. I Analog High/Low-Voltage Detect input. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 15

... Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. ...

Page 16

... I/O ST EUSART1 synchronous clock (see related RX1/DT1). I/O ST Digital I/ EUSART1 asynchronous receive. I/O ST EUSART1 synchronous data (see related TX1/CK1). CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description 2 C™ mode. C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 17

... ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTD is a bidirectional I/O port. I/O ST Digital I/O ...

Page 18

... ECCP1 PWM output C. I/O ST Digital I/O. O — ECCP1 PWM output B. I/O ST Digital I/O. I/O ST Enhanced Capture 2 input/Compare 2 output/ PWM2 output. O — ECCP2 PWM output A. CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 19

... ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTF is a bidirectional I/O port. I/O ST Digital I/O ...

Page 20

... Ground reference for logic and I/O pins. P — Positive supply for logic and I/O pins. P — Ground reference for analog modules. P — Positive supply for analog modules. CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description pin. C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 21

... Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type Master Clear (input) or programming voltage (input). ...

Page 22

... I/O TTL Digital I/O. I Analog Analog input 4. I Analog High/Low-Voltage Detect input. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. CMOS = CMOS compatible input or output Analog = Analog input O = Output 2 I C™/SMB = I Description 2 C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 23

... Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs ...

Page 24

... EUSART1 synchronous clock (see related RX1/DT1). I/O ST Digital I/ EUSART1 asynchronous receive. I/O ST EUSART1 synchronous data (see related TX1/CK1). CMOS = CMOS compatible input or output Analog = Analog input O = Output 2 I C™/SMB = I Description 2 C™ mode. 2 C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 25

... Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTD is a bidirectional I/O port. ...

Page 26

... ECCP1 PWM output B. I/O ST Digital I/O. I/O TTL External memory address/data 15. I/O ST Enhanced Capture 2 input/Compare 2 output/ PWM2 output. O — ECCP2 PWM output A. CMOS = CMOS compatible input or output Analog = Analog input O = Output 2 I C™/SMB = I Description 2 C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 27

... Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTF is a bidirectional I/O port. ...

Page 28

... Capture 4 input/Compare 4 output/PWM4 output. O — ECCP3 PWM output D. I/O ST Digital I/O. I/O ST Capture 5 input/Compare 5 output/PWM5 output. O — ECCP1 PWM output D. See RG5/MCLR/V PP CMOS = CMOS compatible input or output Analog = Analog input O = Output 2 I C™/SMB = I Description pin. 2 C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 29

... Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTH is a bidirectional I/O port. ...

Page 30

... Positive supply for logic and I/O pins. P — Ground reference for analog modules. P — Positive supply for analog modules. CMOS = CMOS compatible input or output Analog = Analog input O = Output 2 I C™/SMB = I Description 2 C/SMBus input buffer © 2009 Microchip Technology Inc. ...

Page 31

... Note 1: These channels are not implemented on PIC18F6628/6723 devices. 2: Performing a conversion on unimplemented channels will return a floating input measurement. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY The ADCON0 register, shown in Register 2-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 2-2, configures the functions of the port pins ...

Page 32

... AN15 through AN12 are available only on PIC18F8628/8723 devices. DS39894B-page 32 R/W-0 R/W-0 VCFG0 PCFG3 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared A REF External V - REF + External V - REF Digital I/O R/W-0 R/W-0 R/W-0 PCFG2 PCFG1 PCFG0 bit Bit is unknown © 2009 Microchip Technology Inc. ...

Page 33

... F /2 OSC Note 1: If the A/D F clock source is selected, a delay of one T RC clock starts. This allows the SLEEP instruction to be executed before starting a conversion. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY R/W-0 R/W-0 R/W-0 ACQT1 ACQT0 ADCS2 U = Unimplemented bit, read as ‘0’ ...

Page 34

... REF REF (2) AV and 1111 (1) AN15 1110 (1) AN14 1101 (1) AN13 1100 (1) AN12 1011 AN11 1010 AN10 1001 AN9 1000 AN8 0111 AN7 0110 AN6 0101 AN5 0100 AN4 0011 AN3 0010 AN2 0001 AN1 0000 AN0 © 2009 Microchip Technology Inc. ...

Page 35

... SS = Sampling Switch C = Sample/Hold Capacitance (from DAC) HOLD R = Sampling Switch Resistance SS © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 5. Wait for A/D conversion to complete by either: • Polling for the GO/DONE bit to be cleared OR • Waiting for the A/D interrupt 6. Read A/D Result registers (ADRESH:ADRESL); ...

Page 36

... T based assumptions: ). The DD C HOLD Rs Conversion Error V DD Temperature (- HOLD ln(1/4096) S COFF ) ln(1/4096) µs . This calculation is ACQ the following application system = 2.5 kΩ ≤ 1/2 LSb 3V → Rss = 4 kΩ 85°C (system max µs. © 2009 Microchip Technology Inc. ...

Page 37

... The RC source has a typical T 2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion divider should be used instead; otherwise, the A/D accuracy specification may not be met. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 2.3 Selecting the A/D Conversion ...

Page 38

... The voltage on the pin will be accurately converted. 2: Analog levels on any pin defined as a dig- ital input may cause the digital input buffer to consume current out of the device’s specification limits. clock will be converted. OL © 2009 Microchip Technology Inc. ...

Page 39

... Conversion starts Time (Holding capacitor is disconnected) Set GO/DONE bit (Holding capacitor continues acquiring input) © 2009 Microchip Technology Inc. PIC18F8723 FAMILY After the A/D conversion is completed or aborted wait is required before the next acquisition can CY be started. After this wait, acquisition on the selected channel is automatically started ...

Page 40

... TRISF3 TRISF2 TRISH4 TRISH3 TRISH2 Reset Bit 1 Bit 0 Values (3) INT0IF RBIF (3) TMR2IF TMR1IF (3) TMR2IE TMR1IE (3) TMR2IP TMR1IP (3) TMR3IF CCP2IF (3) TMR3IE CCP2IE (3) TMR3IP CCP2IP (3) (3) (3) GO/DONE ADON (3) PCFG1 PCFG0 (3) ADCS1 ADCS0 (3) TRISA1 TRISA0 (3) TRISF1 TRISF0 (3) TRISH1 TRISH0 © 2009 Microchip Technology Inc. ...

Page 41

... Legend unknown Note 1: See Register 3-1 and Register 3-2 for DEVID values. DEVID registers are read-only and cannot be programmed by the user. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 3.1 Device ID Registers The Device ID registers are “read-only” registers. They identify the device type and revision to device programmers and can be read by firmware using table reads ...

Page 42

... U = Unimplemented bit, read as ‘0’ Unchanged from programmed state DEV7 DEV6 DEV5 U = Unimplemented bit, read as ‘0’ Unchanged from programmed state DEV2:DEV0 (DEVID1<7:5>) 110 000 111 001 R R REV1 REV0 bit DEV4 DEV3 bit 0 Device PIC18F6628 PIC18F6723 PIC18F8628 PIC18F8723 © 2009 Microchip Technology Inc. ...

Page 43

... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY (except V and MCLR) ...

Page 44

... FIGURE 4-2: PIC18F8723 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED) 6.0V 5.5V 5.0V 4.5V 4.0V 3.5V 3.0V 2.5V 2. MHz in 8-Bit External Memory mode. MAX MHz in all other modes. MAX DS39894B-page 44 PIC18F8723 Family Frequency PIC18F8723 Family Frequency © 2009 Microchip Technology Inc. 4.2V F MAX 4.2V F MAX ...

Page 45

... MHz MAX In all other modes (16.36 MHz/V) (V MAX MHz MAX Note the minimum voltage of the PIC DDAPPMIN © 2009 Microchip Technology Inc. PIC18F8723 FAMILY PIC18LF8723 Family Frequency – 2.0V MHz DDAPPMIN DDAPPMIN > 4.2V. DDAPPMIN – 2.0V MHz; DDAPPMIN > 4.2V. DDAPPMIN ® ...

Page 46

... DD = 3.0V ΔV ≥ 3. REF 3.0V ΔV ≥ 3. REF V = 5.0V DD ≤ V ≤ AIN REF For 12-bit resolution For 12-bit resolution For 12-bit resolution During V acquisition. AIN During A/D conversion cycle. source. V current is from REFH REFL © 2009 Microchip Technology Inc. ...

Page 47

... ADRES registers may be read on the following T 3: The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale after the conversion ( the following cycle of the device clock. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 131 130 . . . . . . 10 9 ...

Page 48

... PIC18F8723 FAMILY NOTES: DS39894B-page 48 © 2009 Microchip Technology Inc. ...

Page 49

... PACKAGING INFORMATION For packaging information, see the “PIC18F8722 Family Data Sheet” (DS39646). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY DS39894B-page 49 ...

Page 50

... PIC18F8723 FAMILY NOTES: DS39894B-page 50 © 2009 Microchip Technology Inc. ...

Page 51

... Capture/Compare/PWM Modules Enhanced Capture/Compare/PWM Modules Parallel Communications (PSP) External Memory Bus 12-Bit Analog-to-Digital Module 12 Input Channels Packages © 2009 Microchip Technology Inc. PIC18F8723 FAMILY APPENDIX B: The differences between the devices listed in this data sheet are shown in Table B-1. PIC18F6628 PIC18F6723 96K ...

Page 52

... DS39894B-page 52 APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES This section discusses how to migrate from a Baseline device (i.e., PIC16C5X Enhanced MCU device (i.e., PIC18FXXX). The following are the list of modifications over the PIC16C5X microcontroller family: Not Currently Available © 2009 Microchip Technology Inc. ...

Page 53

... AN716, “Migrating Designs from PIC16C74A/74B to PIC18C442”. The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations. This Application Note is available on our web site, www.microchip.com, as Literature Number DS00716. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES A detailed discussion of the migration pathway and differences between the high-end MCU devices (i ...

Page 54

... PIC18F8723 FAMILY NOTES: DS39894B-page 54 © 2009 Microchip Technology Inc. ...

Page 55

... Special Features ........................................................... 9 E Electrical Characteristics..................................................... 43 Equations A/D Acquisition Time................................................... 36 A/D Minimum Charging Time...................................... 36 Calculating the Minimum Required Acquisition Time.. 36 Errata .................................................................................... 7 External Memory Interface .................................................... 3 © 2009 Microchip Technology Inc. PIC18F8723 FAMILY F Features Summary Table ..................................................... 3 I Internet Address ................................................................. 57 Interrupt Sources A/D Conversion Complete .......................................... 35 M Microchip Internet Web Site ...

Page 56

... Special Features of the CPU .............................................. 41 Device ID Registers .................................................... 41 Special Microcontroller Features .......................................... 3 T Timing Diagrams A/D Conversion........................................................... 47 Timing Diagrams and Specifications A/D Conversion Requirements ................................... 47 V Voltage-Frequency Graphs Extended (PIC18F8723) ............................................. 44 Industrial (PIC18F8723).............................................. 44 Industrial (PIC18LF8723)............................................ 45 W WWW Address ................................................................... 57 WWW, On-Line Support ....................................................... 7 © 2009 Microchip Technology Inc. ...

Page 57

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...

Page 58

... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39894B-page 58 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS39894B © 2009 Microchip Technology Inc. ...

Page 59

... Range E = -40°C to +125°C (Extended) Package PT = TQFP (Thin Quad Flatpack) Pattern QTP, SQTP, Code or Special Requirements (blank otherwise) © 2009 Microchip Technology Inc. PIC18F8723 FAMILY XXX Examples: Pattern a) PIC18LF6723-I/PT 301 = Industrial temp., TQFP package, Extended V limits, QTP pattern #301. b) PIC18F6723-E/PT = Extended temp., ...

Page 60

... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords